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CHAPTER I - INTRODUCTION 
Currently there exists a need for a language capable of describing the 
structure and behavior of multiprocessor computer systems. This need is 
illustrated by the deficiency of a standard language to describe the 
construction and behavior of present day systems. The implementation of 
such a language would allow the computer designer to symbolically design a 
system, study its behavior and then use this symbolic design as the input 
to an automated design system to actually construct the system. 
The requirements placed upon this language are many and varied. To 
insure that the resulting symbolic design could actually be the first 
step in an automated design system the language must reflect the structure 
or the logical building blocks within the system. This requirement, in 
and of itself, leads to other requirements. First, the language must 
accurately represent the interconnection of the iterated logic circuits 
found in digital computer systems. This representation must be concise 
and compact for ease of readability and yet reflect the behavior of these 
logic circuits. 
Second, the language must allow the system to be partitioned into the 
various individual processors within the system. This feature allows the 
designer to add/delete processors to/from the system and study the effects 
on the behavior of the system due to these changes. 
Third, the language must describe the interconnections between the 
various processors within the system. This enables the designer to 
accurately gauge the physical number of input and output lines required 
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for each of the processors. Knowing this number may enable the designer 
to reconfigure his proposed design to reduce the number of these inter­
connections. 
Fourth, the language must provide a convenient way for the designer 
to specify how and when the possible actions within each of the processors 
are to take place. This specification of the control signals should not 
have to be explicit ly stated by the use of control signals and should 
allow for a wide variety of actions to occur in parallel, serial, or a 
combination of both. 
Fifth, the language should provide a convenient way to indicate how 
the flow of control may be dependent upon the priority between signals. 
It should also explicitly show how the flow of control within one processor 
may be dependent not only upon its own internal conditions, but also upon 
external conditions. 
In order for the resulting system to be capable of being effectively 
simulated other requirements must be placed upon the language. First, 
the simulation should be done at the highest level consistent with the 
requirements necessary for automated construction. This level is the 
register transfer level. There has been much work in the simula­
tion of digital designs at the logic level and using the statistical char­
acteristics of proposed systems, but very little work has been done to 
simulate multiprocessor systems at tho register transfer level. 
Second, the simulator should allow the designer to input test cases 
to check out the logical consistancy of the system under consideration. 
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Other considerations besides the structure and behavior of the 
system come into play in the implementation of the language. One of these 
is that the language should be machine readable in order to allow the use 
of translation techniques already developed for high level languages. 
Also it allows a more systematic approach to changes to the language if 
the need arises. 
And finally the language should reflect how the designer visualizes 
the flow of control within computer systems. General purpose languages 
tend to force the user, in this case the computer designer, into think­
ing not of how to solve his problem, but rather into how to get the 
general purpose language to do what he wants it to do. 
The work reported on here does not attempt to solve the automated 
construction of digital systems, but instead focuses its attention on 
the development of a language to describe multiprocessor computer systems 
and the simulation of those systems at a high level. Its significance 
comes not only from the fact that the symbolic language is capable of 
describing the parallel and serial performance of events within a 
multiprocessor system, but from the simulation of those events. 
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CHAPTER II- LITERATURE REVIEW 
Gorman and Anderson (12) recognized that computers could aid in the 
design of other computers. They wrote a program that read in the system 
structure of registers and transfer paths, snd combined these with the 
hardware characteristics and the desired sequences of register transfers 
to obtain a new ordered sequences of legitimate register transfers. From 
these new sequences they formed the nccessary Boolean equations to build 
the system. Case et al.(5) described an automated logic design programming 
system that documents the logic design for the SYSTEM/360 and allowed for 
partial simulation of that design. 
Proctor (24) in his system LDT (Logic Design Translator) developed 
logic equations for a stored program digital computer from information 
contained in its system diagram and the instruction repertoire of the 
machine. He along with Bell and Newell (2,3), Pumplin (25) and Zucker (29) 
considered the special case of a stored program computer with its classical 
"fetch-execute" cycle. 
Falkoff et al. (10) used APL (A Programming Language) by Iverson (14, 
15) to describe the behavior of the SYSTEM/360. Unfortunately APL doesn't 
indicate the physical structure of the system because it contains no 
dimension statements and has operations within it that expand and compress 
the dimensions of their operands. Taking these discrepancies into account, 
Friedman (11) used a subset of APL to represent the logic design of a 
microprogrammed computer and generated its associated Boolean equations. 
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Schlaepi (26) in his language LOTIS (Logic, Timing, Sequencing) in­
formally presented methods of describing register transfers, timing of 
those transfers, concurrent transfers and grouping of these transfers. He 
also suggested that such a language could describe both the structure and 
behavior of a computer. 
Schorr (27) described an algorithm for converting a microprogram 
consisting of statements with a conditional part and a register transfer 
part into input equations for R-S flip flops. 
Chu (6) suggested that the design language have the form of a high 
level language such as ALGOL (19) . With such a form, the translation 
techniques developed for high level languages would be applicable to the 
translation of the computer design language. His language CDL (Computer 
Design Language) used conditional labels on groups of register transfer 
statements that were to be done in parallel. If the conditional label 
was true the statements were to be executed, otherwise they were not. 
Since he was describing only a synchronous computer, each of the conditional 
labels had a reference to one of the clock phases. This provided a con­
venient way of describing the flow of control within a synchronous machine. 
Pardo (20) demonstrated how CDL by Chu could be used for microprogram 
design and verification by writing a microprogram for code relocation in 
CDL. Interactive design and simulation for a language similar to CDL was 
done by Crall and Tracy (7). 
Symbolic dimensioning of registers and memories was suggested by 
Metzc and Seshu (18), by using a FORTRAN type language as the basis for 
hardware independent system description language. 
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An experimental language describing the system as containing subsystems 
was presented by Pamas and Darringer (22) . Each of the subsystems was 
described either structurally, i.e. their Boolean equations, or behaviorally, 
i.e. as an ALGOL program (21). 
Duley and Dietmeyer (8,9) informally proposed a language for a system 
of finite automata each having private facilities (registers, memories, 
etc.) and sharing public facilities. In their descriptive language to 
specify these interconnected autonomous units, they described the flow 
of control within each unit as being composed of compatible sets of 
operations that would be executed simultaneously when the unit was in 
that state. They then described how the sequencing through these various 
states was done by a state sequencing register that could be changed by a 
statement within the language. 
Two informal languages are used to describe a computer system by 
Bell and Newell (2). The interconnections between processor, memories, 
and associated switches are diagramed along with their gross hardware 
characteristics. This forms the system language. Each individual pro­
cessor is then described in a register transfer language. 
Stabler (28) used a register transfer language to define the possible 
microactions for a microprogrammed computer. Then he provided possible 
transformations on the microprograms which kept the system's behavior the 
same. Using these transformations the microprogrammer (i.e. the computer 
designer) can reduce the number of steps in the microprogram by parallel­
ing mutually exclusive microactions. 
The description and simulation for only stored program computers was 
done by Pumplin (25) and Zucker (29). Simulation of flip flops and 
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logic elements was described by McClure (16) and Hays (13). McKay (17) 
suggested building a special purpose computer to do this simulation. 
Parnas (21) suggested extending ALGOL to simulate the "black box" picture 
of a system. 
Potash et al. (23) translated his design description into a pseudo 
machine language that when executed on his pseudo machine would simulate 
the machine described. Whereas Pumplin (25) translated the design language 
into PL/1 statements which when compiled would act as the simulator. 
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CHAPTER III. PROGRAMMING SYSTEM 
The programming system presented here consists of two parts. 
The first part is a language to symbolically describe the construction of 
multiprocessor computer systems. This language is described informally 
in Chapter iv. 
The second primary part is the simulation of the symbolic design 
being considered. This also requires a language to describe the initial 
conditions of the processors and when the simulation is to be terminated. 
This language is described informally in Chapter V. 
The implementation details of describing the implementation of these 
translators, the simulation of the resulting target code and their re­
strictions are discussed in Chapter VITI. 
The examples of the description and simulation of processors are 
given in Chapter VI and VII. Chapter VI shows the description and 
simulation of a single processor while Chapter VIi describes a multi­
processor system and its associated simulation. 
One of the desirable qualities in a language to describe the con­
struction of a multiprocessor system is that the syntax of the language 
be described formally. In order for this to occur, a meta language must 
be adopted. The meta language, or rather the language to describe another 
language, used here was developed by Brooker and Morris (4). It is a 
modification and extension of the meta language Backus-Naur used to des­
cribe ALGOL (19). 
This meta language can best be explained by illustrating some of the 
basic primitives within the language currently to be described, i.e. the 
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language to describe multiprocessors (MPS). The following example is 
tisod to lllustrntc a simple definition using this meta language: 
DIGIT ::= '0'|'1'| '2'|'3'j'4 ' j'5'j'6'|'7'['8'|'9' 
The leftmost item in each definition, in this case DIGIT, indicates the 
name of the syntactic class that is being defined. The characters 
following this name are used to separate the name of the class being de­
fined and its definition. These characters can be literally read 
as "is defined to be". Characters belonging to the language being defined 
are enclosed in quotes ('). If the character quote (') is to be used in 
the language being defined, then two adjacent quotes ('*) must be used to 
represent the single quote. The meta character "|" is used to indicate 
alternates and can literally be read as "or". This statement can now be 
read as the "syntactic class DIGIT" "is defined to be" the character "0", 
"or" the character "1", "or" tlie character "2", etc. 
The next example illustrates another symbol used in the meta language, 
the dollar sign ($). The dollar sign is used to indicate zero or more 
occurrences of the syntactic class or group following its use. For example 
the following definition of integer uses this symbol: 
INTEGER ::= DIGIT $ DIGIT 
In this example the "syntactic class INTEGER" "is defined to be" one 
occurrance of the syntnctic class DIGIT followed by zero or more occuirances 
of the syntactic class DIGIT which has already been defined. Some examples 
of valid integers arc 0, 43, 689, etc. Integers, as implemented in MPS, 
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cannot have imbedded blanks. They are used only to represent values, such 
as, subscripts, number of lines in buses, and number of words in a memory. 
Integers are not used to represent constants. A constant, in MPS, is 
defined as follows: 
CONSTANT ::= 'B"BIT" 
BIT ::= ('O'l'l') $ ('0'|'1') 
This example also illustrates the use of parens in the meta language to 
indicate grouping of choices within the defined language. A more informal 
interpretation of the definition for a constant is that it consists of the 
letter "B" followed by a string of one or more O's and I's enclosed in 
quotes. Some valid constants in the language are B'l', B'OIC, B'OOOOl', 
etc. The length of constants is limited by the implementation to 32 bits. 
Another primitive in the language is the name of an identifier. 
It is defined as follows: 
LETTER ::='A'|'B'|'C'| ... |'X'|'Y'|'Z' 
IDENTIFIER ; :=LETTER $ (LETTER | DIGIT) 
Informally the syntactic class identifier is defined to be a letter 
followed by zero or more letter's or digit's. Some examples of valid 
identifiers are C, IC, CORE, etc. Identifiers are used in the language to 
refer symbolically to buses, registers, states, processors, adders and 
memories. 
Two other forms are used in the meta language to assist in the defini­
tion of the syntactic classes. One is the special syntactic class named 
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.EMPTY which is used to indicate that nothing has to be present for the 
resulting group to be valid. The other form is .OPT(items). In this 
latter form the items contained within the parens can be optionally pre­
sent or not for the resulting syntactic class to be valid. 
If names of syntactic classes have to be adjacent in the meta language 
due to the language being defined, these names can be separated by periods 
to avoid ambiguity. 
Describing the language formally in this meta language allows the 
language to be machine readable and thus machine translatable to another 
language, i.e. a simulator. The complete formal syntax of the language 
described in this paper is given in Appendix A. 
Comments are not formally allowed in the language, but source cards 
having an asterisk (*) in column one are only listed with the other source 
cards and their contents are ignored. This is very similar to most assembly 
languages. 
In order to simplify the construction and implementation of the 
translator, the language MPS has several reserved words that cannot be 
used as names or identifiers by the user. These words are as follows: 
.SYSTEM., .END., BUS, REG, RAM, ROM, CAM, TERM, DEF, TIME,ADD, READ, WRITE, 
.SIMULATE., SET, ACTIVATE, and TRACE. Also identifiers, integers and key­
words cannot have embedded blanks or be continued across card boundaries. 
Where a single blank can occur, many blanks can occur. 
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CHAPTER IV. MULTIPROCESSOR DESCRIPTION 
The definition of a multiprocessor system as described in this paper 
consists of one or more processors inter-connected by buses. Each processor 
is in turn described as containing facilities and states. The facilities 
for each processor are registers, memories, and adders. The states within 
each processor are used to describe the control of the processor's facil­
ities and are similar to the states in a Moore Sequential Machine. Each 
state specifies a set of actions to be performed simultaneously, serially, 
or a combination of both serial and simultaneous execution. The determina­
tion of the next state is based upon a priority scheme among selected 
conditions. A processor consists of an interconnected set of these states, 
with only one state active at any one time. 
The symbolic description of the processors and the interconnecting 
buses are enclosed in the words ".SYSTEM." and ".END.". 
The BUS statement is used to describe the buses over which informât!.^  
can be communicated between the individual processors within the system. 
It consists of the word BUS followed by a list of the buses being declared 
separated by commas. If the bus is to consist of only one line it can be 
bitten for example as "A" or as "A<1>" ; otherwise the integer enclosed 
in the brackets and '!>" indicates the number of lines within the bus. 
An example of the BUS statement is shown below: 
BUS DATA<12>,ADDR<7>,REQ, ACK 
in which there are four buses being declared. Their names are DATA, ADDR, 
REQ, and ACK, The bus DATA consists of 12 lines, the bus ADDR consists of 
7 lines, and the buses REQ and ACK consist of-one line each. 
Describing how the processors are connected to the buses is best 
illustrated by an example as shown in figure 1. Figure la shows the block 
diagram of three processors whose names are A, B and C that are inter­
connected by the buses X, Y, Z and EXT ; figure lb shows how they are 
described in the language. Whether the buses are used for strictly input 
or output or a combination of both is not considered in this descriptive 
language. Whereas register, memory and adder names are local to each proc­
essor, the bus names are global to all of the processors within the system. 
The "wired-or" philosophy has Co be done explicitly. The buses are treated 
in the same manner as registers. 
The description of each of the processors consists of describing the 
processor's name, its interconnections to the other processors, its facili­
ties such as registers,memories, and adders and the order of when the 
actions read, write, search, transfer and add are to take place. 
Processor's name and interconnections 
The declaration of the processor's name is best illustrated by means 
of an example as shown in figure lb. The interconnections between the 
processors are indicated by writing their name and indicating the number of 
lines connected to the processor. Whereas X <3> in the BUS statement 












Figure la. An example of a multiprocessor Block Diagram 
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. SYSTEM. 
BUS EXT<4>, X<3>, Y<2>, 2 
A:PROCESSOR(X<1:3>, Y<1:2>, EXT<1:4>); 
.END. 
B: PROCESSOR(X<1:3>, Z<1>); 
G ; PROCESSOR (Y<1:2>, Z<1>, X<3>) ; 
.END. 
.END. 
Figure Ib. Description of multiprocessor in MPS 
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between two processors it refers only to the single line X<3>. Also 
refeiring to a bus by its name alone, such as, Y is the same as writing 
Y<1>. This is different than the referencing of registers as will be 
seen later. 
Facilities 
Processor facilities are those registers, memories and adders that 
are local to (i.e. within) the processor being described. The names of these 
facilities are local to the processor being described and can be used 
within the description of other processors. The declaration of these 
facilities can be done in any order as long as they appear before the de­
scription of the states. 
Registers 
Describing the registers local to the processor is done by means of 
a REG statement. This statement is similar to the BUS statement. It 
consists of the word REG followed by a list of register names separated 
by means of commas. The number of bits in the register is determined by 
the integer number enclosed in brackets following the register name. If 
the integer is not present then the register is assumed to consist of only 
one bit. An example of a register statement is shown below: 
REG ACC<12>, IC<10>, AE, 0N<1> 
In this example, the register whose name is "AGO" has 12 bits, the register 
whose name is "TG" has 10 bits and the registers whose names are "AE" and 
"ON" have one bit cach. 
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Reference to an individual bit within a register is done by writing the 
number of the bit being referred to, i.e. the 9th bit of register ACC is 
referred to by writing ACC < 9> . Reference to a group of adjacent bits 
within a register is done by writing the range of bits being referenced. 
For example, writing ACC<3:5> references the 3rd, 4th and the 5th bits of 
register ACC as a group. Reference to the entire register is done by 
writing the name of the register without any range. For example, writing 
ACC refers to all 12 bits of the register as a group. 
All physical registers, other than those associated with memories, 
must be declared by means of the register statement. 
Memories 
There are three types of memories allowed in this language. They are 
Random Accessed Memories (RAM's), Read Only Memories (ROM's) and Content 
Addressable Memories (CAM's) . The RAM, ROM, and CAM statements in the 
language provide the user with the ability to declare the type of memory 
wanted for a given processor. More than one memory can be declared within 
a processor. 
RAM and ROM statements 
Since the declaration of Random Accessed Memories and Read Only Memories 
are similar (they only differ in allowable usage) they will be described 
together. 
The RAM statement consists of the word RAM followed by a list of RAM 
declarations separated by commas. Each RAM declaration consists of the 
name of the word (data) register (optionally followed by the number of bits 
in the word (data) register if more than one) followed by an equal sign (=).. 
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Next the name of the memory is followed by the address register indicating 
the number of bits in the address register, enclosed in parens. Since there 
are only two possible forms for the RAM declaration, they are illustrated 
in the following RAM statement: 
RAM DATA<4> =MEMORY(ADDR< 8> ) , MWR=M(MAR< 12> 
The block diagrams for these memories are shown in figures 2 and 3. In the 
first declaration the word register has the name DATA and consists of 4 
bits, the name of the address register is ADDR and consists of 8 bits, and 
the memory's name is MEMORY and consists of 256 four bit words. The 
addresses of the words run from 0 to 255. The second example of a RAM 
declaration consists of a memory whose name is "M", having a one bit 
word register named "MWR" and a 12 bit address register named "MAR". 
This memory has addresses running from 0 to 4095. 
It is assumed that all declared memories will consist of more than one 
word and thus the number of bits in the address register must be indicated. 
The address of the word being referenced in the memory is taken from the 
address register with the low order bit of the number being the bit within 
the address register having the highest subscript. 
The ROM statement has the same form as the RAM declaration statement 
except the word RAM is replaced by the word ROM. 
CAM statements 
The CAM statement declares the Content Addressable Memories (CAM's) 
local within each processor. These CAM's are different from the RAM's and 


















DATA<4> = MEMORY (ADDR<8>) 













MWR = M(MAR<12>) 
Figure 3. Block diagram of a single bit word RAM and its description 
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and read from. The form of the CAM statement is the word "CAM" followed by 
a list of CAM declarations separated by commas. 
To understand the CAM declaration it is best to look at what registers 
are associated with each memory. Besides the address register and the 
word register which are used for the read and write operations in the same 
manner as in the RAM's and ROM's, there are two other registers. They are 
the mask register and the match register. They are only used during the 
search operation. The mask register is used to select which bits in the 
word register are to be compared to the corresponding bits in each word 
of memory. The match register is used to indicate if a word in memory 
matches the word register. The mask register has the same number of bits 
as the number of words in the memory. 
The two possible forms of the CAM declarations are shown in figures 
4 and 5. The number of words in the memory and the number of bits in the 
match register are equal to 2^  where n is the size of the address register. 
Adder statements 
The description of the number of adders and to what registers they 
are connected is described in the ADDER statement. This statement has the 
form of the word "ADDER" followed by a list of adders local to the processor 
being described separated by commas. Each adder description begins with 
the name of the adder then a description of the registers to be added en­
closed in parens. The name of the adder will be used later as a reference 
to when the given addition is to take place. The description of the reg­
isters to be added can be described by means of examples. 
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12 3 4 

























MATCH( MASK( W0RD<4> )=TABLE ( ADDR<3>) ) 





Figure 5. Block diagram of a single bit word CAM and its description 
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KEG C<7>, A<6>, B<5> 
ADDER SUM(C = A .ADD. B) 
In this example the adder whose name is "SUM" results in the addition of 
the registers A and B with the resulting sum in register C. It is nec­
essary for the receiving register, in this case, C, to be one bit larger 
than the largest of either register A or B. 
REG E<3> , D<2> 
ADDER ADD(E = D.ADD.B'Ol') 
This example illustrates that a constant (B'Ol') is to be added to register 
D and the result placed in register E. The constant can only be the right 
most operand in the adder declaration. 
Auxiliary functions 
Auxiliary functions while not implying actual physical facilities, 
such as, registers, memories, or adders provides a method for the designer 
to indicate Boolean equations that are continously defined. They also 
enable the designer to symbolically refer to only parts of any physical 
register. 
Terminal statements 
Whereas register transfer actions are performed only with the 
application of a control signal, there is a need for declaring Boolean 
equations that are to be evaluated continuously. These Boolean equations 
arc handled in this language by means of the terminal statement. 
The terminal statement consists of the letters "TERM" followed by a 
list of Boolean equations separated by commas. The form and meaning applied 
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to Boolean equations will be explained later under Register Transfer 
Actions. 
Two examples of the use of the terminal statement are shown in 
figures 6 and 7. The first example, figure 6, illustrates the fact that 
bus C is the "wire-or" of registers X and Y which are located in two 
different processors. 
The next example, figure 7, illustrates that the bus is the output 
of register B located in processor A. 
Define statement 
Provision is made for X in the language to symbolically refer to 
only part of a physical register, i.e. one that has been declared in a 
REG statement. An example of this symbolic defining of part of a register 
is shown below: 
a) REG INST <12 > 
b) DBF OP <4 > := INST<1:4> , 
ADDR <8>:= INST <5;12> 
In statement a, the physical register "INST" is declared to consist of 12 
flip flops. In statement b, the symbolic register OP consisting of 4 bits 
is defined to be the leftmost 4 bits (i.e. bits 1:4) of the register INST 
and the symbolic register ADDR consisting of 8 bits is defined to be bits 
5 through 12 of register INST. These symbolic registers can now be used 






LC <6 > := LCR <2:7 > 





BUS C A;PROCESSOR(C) 
REG X 
TERM C:=C+X 
Figure 6. Terminal statement used as "wired or' 
A:PROCESSOR(X) / BUS X 
REG B / 
TERM X:=B / 
B / X 
B 
Figure 7. Terminal statement describing bus as output from register 
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illustrates how the ADDER statement and the DEFINE statement are combined 
to describe an incrementing register or counter. In this case the sub-
register LC is incremented by one each time the adder INCR is invoked. If 
overflow occurs, bit LCR < 1 > is a one, otherwise the subregister LC is 
modulo 2^ . 
States 
The method of describing the flow of control within each processor 
used in this language is by means of a state diagram with only one state 
active at a time. Each state contains a description of actions to be 
performed either serially, simultaneously, or a combination of serial/ 
simultaneous actions followed by the determination of the next state based 
upon a priority structure. 
The description of each state can be broken down into three parts; 
1) its name, 2) its action-sequence and 3) the determination of the 
next state. The state-name is separated from the action-sequence by a 
colon (:) and the action-sequence is separated from the next-state-determin­
ation by the character ".THEN." as shown below. 
state-name : action-sequence .THEN, next-state-determination 
State-name 
The state-name can consist of from 1 to 8 alphanumeric characters, the 
first of which must be alphabetic. Each state-name within a given processor 
must be unique. 
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Action-sequence 
As stated, the flow of control within each state is either done 
serially or in parallel (simultaneously). If the actions or group of 
actions are separated by commas the actions are all started at the same 
time and continue in parallel. If a^ , represents the ith action then writing 
"aj^ , a^ , 8g" implies that all three action a^ , 32» and a^  are done in 
parallel as illustrated below: 
1^» 
If the actions or groups of actions are separated by semi­
colons the action are done in sequence. In other words, writing "a^ ; a^ ; 
ag" implies action is done, followed by action a^ , after which action 
ag is done as illustrated below: 
a^ ; a^ ; a^  
The following example illustrates the combining of the previous two 
examples with a comma and shows action a^  occurring in parallel with the 
serial action a 4' ^ 5» and ar . 
1^' ^ 2' 4^' S' ^6 
Whereas when these same two examples are combined by a semicolon the 
actions a^ , a^  and a^  start after completion of a^ , as shown below: 
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Actions can also be grouped by use of parens. This allows the user 
to specify the order of execution within each state according to the de­
pendencies of the actions with respect to each other without considering 
explicitly the timing problem. Figure 8 shows some possible ways of 
grouping actions by use of parens, and the order of how the actions would 
be performed based upon the groupings. 
Next state 
The next-state is determined after the completion of all the actions 
within the state. This determination can be unconditional or based upon 
the priority between existing conditions at that time i.e. Boolean 
equations. This behavior will be illustrated by the following examples 
where c^  and C2 are Boolean expressions and s^ , s^  and S2 are names of 
states: 
a) Sg: action-sequence .THEN, (c^ ) s^ > (C2)s2 
b) Sq: action-sequence .THEN. .GOTO, s^  
In the first example the condition c^  has a higher priority than the 
condition Cg. If both conditions are true, i.e. equal to B'l', then the 
next state would be s^ . If only one condition was true then the next state 
would be based upon which condition was true. If neither of the conditions 
were true then the processor would wait until at least one of the conditions 
became true. At that time it would make the determination of the next state. 
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c) 2^' ^ 3^ '^ 4^' ^ 5' ^ 6^ ' ^ 7 
d) (a;b;c), d, (e;f) 
a b c  
e f 
Figure 8. Examples of grouping actions and how execution would be performed 
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It should be noted that if the conditions are mutually exclusive, this 
determination would behave the same as a decoder. 
The second example b, simply illustrates an unconditional transfer 
to the state Sj^  without consideration of the conditions within the processor. 
Actions 
There are three basic actions allowed in this language. They are 
register transfer, memory and adder actions. The time required for each 
action to be performed is specified by writing an integer after a dollar 
sign ($) following the action. For exançle the following list of actions 
in the language 
A = B $ 10 ; READ(CORE) $ 100 ; ADD(SEQ) $ 50 
indicates that the register transfer A=B will take 10 units of time, the 
memory action READ (CORE) will take 100 units of time and the adder action 
ADD(SEQ) will take 50 units of time. If the time is not specified after 
the action, the action is assumed to take one (1) unit of time. Fractional 
units of time are not allowed. 
Register transfer 
The register transfer action consists of applying logical, relational 
and concatenation operations between registers and transferring this result 
to another, or possibly the same, register. 
The logical operations allowed are cong) lementat ion, inclusive or and 
the logical "and" operation. The complementation operation is an unary 
operation that is specified by the characters .NOT. followed by the argu­
ment enclosed in parens. The result of this operation is a bit by bit 
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complemenation of the argument with all of the l*s originally in the argu­
ment changed to O's and all the O's originally in the argument changed to 
I's. The argument can be either a simple register or an expression. 
Both the inclusive or (+) and the "and" (*) operations are binary and 
when used both of the operands must be the same length. The results of 
these operations are the bit by bit inclusive "or" or the "and" of the 
operands. 
The relational operations are binary and result in only a single 
value depending upon the comparison between the operands. The comparison 
considers both of the operands as unsigned integers. If the comparison 
is true the resulting value of the operation is B'l', otherwise it is B'O', 
Both operands must have the same number of bits. The permitted relationals 
that can be used in this language are "greater than" (.GT.), "greater than 
or equal" (.GE.), "equal" (.EQ.), "not equal" (.NE.), "less than or equal" 
(.LE.), and "less than" (.LT.). 
The catcatenation operation (|) allows the designer to symbolically 
combine registers temporarily into a single entity during the evaluation 
of the Boolean expression. 
For example, the following register transfer action indicates that 
the contents of register B is shifted one place to the left and that the 
rightmost bit is then set equal to a zero. 
REG B< 10 > declaration 
B < 1:10 > = B<2DQ> |B'0' register transfer action 
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The basic form of the register transfer action is a destination 
register being assigned the value of a Boolean expression as in the follow­
ing: 
destination-register = Boolean-expression 
The Boolean-expression, consisting of register operations, is evaluated 
and the result of this evaluation is transferred to the destination-
register. The number of bits in the final result of the Boolean-expression 
must be the same as the number of bits in the destination-register, other­
wise the register transfer action is invalid and erroneous results will 
occur. 
The order of the evaluation of the Boolean-expression is based upon 
the priority of the register operations. These register operation priorities 
are as follows: 
Highest Concatination | 
Complementation .NOT.( ) 
Logical "and" * 
Logical "or" + 
Lowest Relational .LT. .LE. .EQ. .NE. 
.GE. .GT. 
The operation with the highest priority is performed first followed 
by the other operations in the order of their priority. If two operations 
of the same priority can be performed, the leftmost one is performed first 
then the other. This order of evaluation can be modified by the use of 
parens, with the parens, overriding the priorities between the operations as 
is done in present day high level programming languages. 
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Memory actions 
A memory action involves reading, writing, or searching of a declared 




The read memory action uses the contents of the declared memory 
address register as an address to a particular word in memory and places 
the contents of that word into the memory word register. The read memory 
action is valid for all three types of memories. 
The write memory action is opposite of the read memory action in that 
it puts the contents of the word register into the word specified by the 
address register. The write memory action is only valid for Random 
Accessed Memories and Content Addressable Memories. 
The search memory action is used only in conduction with Content 
Addressable Memories. It searchs each location in memory to see if each bit 
position within the memory is the same as the corresponding bit position in 
the word register. The mask register is used to indicate which bit positions 
within the word register are to be ignored and not compared. A one in the 
mask register indicates that this bit is to be compared and a zero indicates 
that this bit position within the word register is to be ignored. For 
every location in the memory that matches the "masked" word register a one 
is placed in its corresponding position in the match register. If the word 
in memory does not match the "masked" word register then a zero is placed 
in the match register. 
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Adder actions 
The adder action consists of adding the two declared registers and 
placing the result of that addition in a third register. The syntax to 
invoke this action is as follows: 
ADD(adder-name) 
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CHAPTER V. SIMULATION 
In order to exercise or to simulate the multiprocessor system de­
scribed by the language there must be some way of indicating the initial 
conditions of the system, what items are to be monitored and when the 
simulation is completed. The statements SET, ACTIVATE and TRACE are 
used to perform these functions. They are explained informally in this 
section. 
The simulation to see if the system is logically correct is divorced 
from the actual construction of the system to allow for possible use as 
input to an automated construction system. Thus, the instructions to 
perform this simulation are separated from the system description and are 
enclosed by the words ".SIMULATE," and ".END.". 
The initialization of the system is performed by two statements SET 
and ACTIVATE. The SET statement is used to initialize the various physical 
registers and memories, whereas the ACTIVATE statement is used to specify 
each processor's beginning state. 
The form of the SET statement is the word "SET" followed by a list 
of register or memory initializations separated by commas. 
There are three forms of the register initialization as shown in the 
following examples using register ACM that has been declared as REG ACM<- 6>: 
a) ACM = B'111101' 
b) ACM < 3 > = B ' 0 ' 
c) ACM <2:5 >=B'0011' 
In fom a, the entire register ACM is initialized to the constant B'llllOl'. 
In form b, only the single bit ACM <3 > is initialized. The third form c. 
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as shown in c, illustrates initialization of a range of bits within a given 
register, in this case, bits 2 through 5 are initialized to the constant 
B'OOll'. 
There is only one form of memory initialization and it initializes 
an entire word or memory at a time» Some examples of this memory 
initialization form using the declared memory 
RAM WORD < 4 > =CORE ( ADDR < 8 > ) 
are as follows: 
CORE(20)=B'1101', CORE(254)=B'0011' 
In the first case the 20th word of the memory CORE is initialized to the 
value B'llOl' and in the second case the 254th word is initialized to the 
value B'0011'. 
Activate 
The ACTIVATE statement is used to tell which is to be the beginning 
state for each of the processors within the system that is to be simulated. 
Only one beginning state should be specified for a given processor. 
The form of the ACTIVATE statement is the word "ACTIVATE" followed 
by a list of states to be activated. Each state in the activation list 
has the following form 
processor-name . state-name 
In this form the processor-name is separated from the state-name by a 
period. The processor-name specifies the name of the process to be 
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activated and the state-name specifies the name of the beginning state for 
that processor. 
Tracing 
Controlling the tracing of the simulation is done by the TRACE state­
ment. This statement indicates which items are to be printed and when the 
simulation is complete. 
The form of the TRACE statement is as follows: 
TRACE item-list.UNTIL.(timing-condition) 
The item-list consists of a list of items to be traces separated by commas. 
There are four possible items to be traced. Three of these are to trace 
the contents of registers or parts of registers and the other is to trace 
the contents of a word in memory. 
The item to trace the contents of a word in memory has the following 
form: 
processor-name . memory-name (word-number) 
In this form, as in the others, the period and parens are used to separate 
the various parts of the item. The processor-name indicates the name of 
the processor where the memory is located, the memory-name indicates the 
name of the memory and the word-number is an integer indicating which word 
is to be traced. 
The three forms to allow tracing of contents of the registers are 
illustrated as follows: 
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a) processor-name . register-name 
b) processor-name . register-name <integer> 
c) processor-name . register-name <integer : integer> 
The first form a, illustrates tracing the contents of the entire register 
whereas the other two forms trace only parts of the register. In the 
second form b, only the bit referred to by the integer will be traced. The 
third form c, illustrates the tracing of adjacent bits within a given 
register with the two integers defining the group of bits to be traced. 
When the simulation is complete it is determined by the timing-
condition enclosed in the parens after the word ".UNTIL.". This timing-
condition can have only the following forms: 
a) TIME > = integer 
b) TIME > integer 
c) TIME = integer 
The meaning of these forms is self-evident. 
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CHAPTER VI. SINGLE PROCESSOR EXAMPLE 
This is an example of how the description language can describe and 
simulate the Tel_comp computer. The Tel_comp computer is a simple hypo­
thetical computer used as a classroom aid to illustrate the basic concepts 
of computer construction and principles. 
It is a one address stored program computer with each instruction 
consisting of 9 bits or a word. The leftmost 3 bits of the instruction 
indicates the operation code, i.e. it has eight possible instructions. The 
rightmost 6 bits of the instruction indicates the direct address of the 
simple operand. The description of the Tel_comp computer is given in 
Appendix F and will bo referred to by the line numbers on its left hand 
side. 
Its working storage consists of 4 physical registers LOR, ACR, IR and 
ACl and a main memory M as shown in figure 9. 
The register IR is a 3 bit register used as the instruction register 
and holds the current instruction being executed. The register ACl is a 
9 bit register and is used as the accumulator. It also is one input to the 
adder ADDIT. The register LCR is a 7 bit register and is further divided 
into two subregisters, LCOV and LC. This division is necessary to allow 
for the incrementing of the subregister LC modulo 2^  by the adder INCR. 
This subregister LC is used as the location counter and contains the address 
of the next instruction to be executed. 
The register ACR is a 10 bit register that is divided into two sub-
registers, OV and AC2. Subregister OV is defined to be the leftmost bit 
in register ACR and could be used to indicate overflow of the addition of 
41 























1 2 3 4 5 6 7 8 9  
XR 
Figure 9. Block diagram of Tel_comp*s working storage 
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registers XR and ACl, but in this computer it is not used. The subregister 
AC2 is the rightmost 9 bits of register ACR and is used to temporarily 
hold the results of the binary addition of the registers XR (the memory 
word register) and ACl (the accumulator). 
The Tel_comp computer also has a main memory that is a Random Accessed 
Memory named M. It consists of 32 words with each word containing 9 bits. 
Its memory address register, MAR, consists of 6 bits and its memory word 
register, XR, consists of 9 bits. The memory word register, XR, is sub­
divided into two subregisters OP and ADDR. The subregister OP is defined 
to be the leftmost 3 bits of the register XR and the subregister ADDR is 
defined to be the remaining 6 bits or the rightmost 6 bits of the register 
XR. 
There are two adders in the Tel_comp computer and they are declared 
in its description as ADDIT and INCR. The adder ADDIT is used to add 
the contents of register XR to the contents of register ACl (the accumulator) 
and put the result in the temporary register ACR. The other adder, INCR, 
is used to increment the location counter, register LC, by one. 
Illustrating the flow of control, or when the primitive actions 
(register transfers, memory and adder actions) for the Tel_comp computer 
are to take place is done by means of a diagram. The diagram for the Tel_-
comp computer is shown in figure 10. The circles in this diagram represent 
a sequence of serial or parallel primitive actions and the arrows indicate 
the order of when these actions are to take place. The unlabeled arrows 
in the figure indicate control going from one circle to another uncondition­
ally. The labeled arrows indicate the conditions necessary for control to 







AC1<1> =B' 1 LC1<1>= IR=B'000 
IR=B'lOl 
IR=B'111 TRNl 
SR=B'1' STA STP IR=B'110 
CLA 
Figure 10. State Diagram of Teljcomp computer 
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This diagram is a one-to-one graphical representation of the written 
description of the Tel-comp computer. The detailed descriptions of the 
individual action groups are illustrated beginning with the word FETCH the 
Tel_comp description. 
The group named FETCH illustrates two features of the language. The 
first is the specification of serial execution of the actions MAR=LC 
and READ(M) followed by the parallel execution of the actions IR=OP, 
MAR=ADDR and ADD(INCR). The second feature is the specification of an 
instruction decoder. The reason this next-state-determinâtion acts as a 
decoder is that all of the next-state-conditions are mutually exclusive. 
The primitive action-sequences necessary for the execution of each 
instruction are described in the other groups. They are ADD (ADDition), 
SUB (SUBtraction), SRO (Shift Right One), TRU (TRansfer Unconditionally), 
TRN and TRNl (TRansfer if accumulator is Negative), STA (STore Accumulator), 
CLA (Clear Accumulator), and STP (SToP ). 
The STP group illustrates the use of the next-state-determination to 
cause the Tel_comp computer to wait in the STP group until certain con­
ditions are met. The depression of the start switch or SR=B'1' allows the 
computer to continue fetching and executing instructions. Until the start 
switch is depressed the computer will stay in the STP group. 
Tel comp computer simulator 
Once the Tel_comp computer has been described, then actual programs 
written in its machine language can be simulated. 
In the example presented here, the program to be simulated consists 
strictly of the single execution of each possible instruction of the 
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Tel_comp computer. This was to insure that each instruction in the computer 
functioned properly as expected. 
The symbolic description or assembly language version program is 
illustrated by the comment cards after the word ".SIMULATE.". The program 
is fairly straight forward, in that if the computer has been described 
correctly, the order of execution of the instructions should be accord­
ing to their addresses 0, 1, 2, 3, 4, 7, 5, 6. 
The initialization of the stnrt switch (SR), location counter (LC), 
accumulator (ACl), temporary result (AC2), memory address register (MAR) , 
exchange register (XR), and the instruction register (IR) is done in the 
SET statement. Also this SET statement initializes the memory to contain 
the given program to be simulated. 
The ACTIVATE statement indicates that the starting group of the 
processor is to be FETCH. 
The first TRACE statement indicates that the contents of the location 
counter (LC), accumulator (ACl) and temporary register (AC2) of the 
processor named TEL are to be traced. 
The processor is then to be initialized again and the same program 
executed only this time tracing the exchange register (XR), the instruction 
register (IR), and the memory address register (MAR). 
The trace of the Tel_comp computer simulation is given in Appendix G. 
The contents of registers or memory location indicated in the TRACE state­
ment are printed anytime any action takes place within the multiprocessor 
system being simulated. 
The time is printed in the left hand column and if any actions take 
place, the indicated contents are printed to the right of the time. The 
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actions in this simulation are assumed to take place, then the time requir­
ed for that action is considered. 
The following figure illustrates the timing of the first few units of 








Thus at time = 0 the content of register MAR is changed, at time = 1 the 
READ(M) action changes register XR and at time = 52 the actions MAR=ADDR, 
IR=OP, and ADD(INCR) cause the registers LC, MAR and IR to be changed. 
Every time the simulation enters a new state the name of the state 
being entered is printed. 
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CHAPTER VII.. MULTIPLE PROCESSOR EXAMPLE 
The previous section considered a single Tel_comp computer using a 
single memory. The example in this section will compare this single proc­
essor vs. two processors sharing a common memory. 
Interconnections 
The block diagram of the two Tel_comp computers and the common memory 
is shown in figure 11. 
The line REQ is used by each processor to request a memory action. 
Which action the processor wants done is indicated by the RW line. When 
line RW equals B'O' the processor wants a read action and when line RW 
equals B'l', a write action. The bus ADDR is used to pass the address of the 
location to be read or written. The bus WORD is used to pass the data 
between the processor and memory. 
The line ACK is used by the memory to acknowledge the request from 
the processor and to indicate the action has been done. 
Sharing conventions 
In order for the two processors to share the common memory certain 
conventions must be followed. These conventions and the actions taken by 
the processor and memory are graphically illustrated in figure 12. 
When a processor wants a memory action the processor sets its REQ line 
equal to B'l'. If the memory is free, the action is performed and the 
processor is notified of completion by the memory control setting the 























Figure 11. Block diagram of Multiple Tel_conç computer 








MAR=ADDR ; READ (M ) ; WORD=MWR 
WRITE CONVENTION 
Processor 1 RW = B'l' 
Actions ADDR = ? 







Figure 12. Signals between Tel_comp and Memory Control 
? = WORD 
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the memory control that it has used the data made available by setting its 
REQ line equal to B'O'. Now the memory control can set the appropriate 
ACK line equal to B'O' and wait for another request. 
State diagrams 
The state diagram for each processor is shown in figure 13- It should 
be noted that the original states FETCH, ADD, SUB and STA had to be broken 
into two states. This is because of the memory actions. Read and Write, 
required in these original states. Now with shared memory, each processor 
must make a request for memory and then wait until that request is acknowl­
edged. 
The state diagram for the MEMORY is shown in figure 14. The MEMORY 
starts in the WAIT State by waiting for a request from either processor. 
When a request arrives it honors that request and performs the necessary 
actions. If both processors make a request at the same time, the priority 
between the requests determines which processor is served first. 
Simulation 
The multiprocessor description is given in Appendix H and its simula­
tion is given in Appendix I. The multiprocessor simulation has each proc­
essor executing the same program as described in the simple Tel_comp 
computer example. In this case processor TELA executes the program starting 
in location zero and TELB starts in location 12. 
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TRU SRO ACK 













Figure 13. State Diagram for processor TELA or TELB 
AREQ*.N0T.(ARW) WRITEA WAIT 
AREQ=B'0 
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Whereas the single Tel_comp computer took 750 units of time to com­
plete the program, the two Tel-comp computers sharing a common memory takes 
1349 units of time. This illustrates the contention between the two com­
puters for the memory. If there had been no contention for the memory, the 
time should be 750 units or the same as the single processor. 
These examples also show that by adding hardware needed for the two 
processors that instead of taking 1500 units of time to execute the two 
programs it only takes 1349 units of time. This means there is a savings 
of about 150 units of time or about a 10 percent increase in speed over a 
single processor. The designer can now make a more informed decision 
either to have a single processor, dual processors or consider a different 
way of implementing the system design. 
Comparisons between the simulation of these two examples are shown 
in table I. 





PL/1 statements generated 404 1333 
Simulated time to perform the program 
twice 2*750 = 1500 1349 
Computer time (seconds) 55 125 
Core required to exccute the 
generated PL/1 program 76K 126K 
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CHAPTER VIII, LANGUAGE IMPLEMENTATION 
Translator 
The overall picture of this programming system is that the translator 
converts the multiprocessor system description and simulation source lan­
guage into PL/1 statements. These PL/1 statements when compiled and executed 
behave as the multiprocessor system being described. The intent of this 
section is to give some insight into the implementation of this language 
simulator. Figures 15, 16 and 17 gives a pictorial view of the programs 
and files necessary to implement the language. 
As just stated, the translator converts the source language statements, 
i.e. the description of the multiprocessor system, into PL/1 statements as 
shown in figure 15. One question that can be raised is "Why use PL/1 as 
the target language of the translator?". This question can be answered very 
simply. Just as FORTRAN is more machine independent than machine language 
so is PL/1. This Machine Independence allows this system to be more mobile 
than machine language. Unfortunately, standard FORTRAN does not provide for 
character bit and label data types. These data types are available in PL/1 
and are needed in writing both the translator and the simulation run-time 
routines. 
The translator is a top-down translator written in PL/1 that doesn't 
require backup. Normally a top-down translator requires back-up ie.e. has 
to look at the source language more than once. This is not the case in this 
translator, because the syntax or grammar of the source language was chosen 
to eliminate the necessity for fackup by looking ahead one word. 
The PL/1 statements generated by the translator are divided into six 
groups based upon where they are to be placed in the PL/1 program $RUN. 
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Figure 17. Execution step in the Simulation 
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When the program $UIIN is compiled and executed it behaves as the multi­
processor being described. These six groups are called INITS, DECLS, TERMS, 
CONIJS, STATS, and SIMUL-
The group INITS contains a procedure for each processor in the system. 
The only statements within each of these procedures are the necessary 
Boolean assignment statements for the Boolean variables used to control the 
parallel execution of action groups within the processor. 
The group DECLS contains all of the declaration statements of the PL/1 
variables needed by the simulator program. It also contains PL/1 procedures 
used by the memory actions READ, WRITE and SEARCH as well as the PL/1 
procedure generated for each declared adder. 
The group TERMS contains Boolean assignment statements for the declared 
terminals in the system. These assignment statements are executed every 
time unit, thus behaving as if they were continously being evaluated. 
The group CONDS contains Boolean assignment statements for all of the 
conditions or Boolean expressions found in the next state determination. 
They are evaluated every time unit along with the terminal assignment 
statements. The Boolean equation found in the next state determination is 
assigned to a dummy Boolean variable generated by the translator. This 
variable is then used in actual next state determination. 
The group STATS contains the PL/1 statements that when executed per­
form the actions, calls to the scheduler routine $CH, and the conditional 
statements to perform the next state determination. 
The group STMlIli contains the PI./1 statements generated for controlling 
the simulation of the system. The SlîT statements simply generate Boolean 
assignment statements. The ACTIVATE statements generate calls to the 
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scheduler to schedule the indicated states in the first time slot. The 
Trace statement generates an ON condition block that is executed each time 
any action within the system takes place. 
Macro library generation 
The program lEBGENER as shown in figure 16 is a utility program that is 
required by the PL/1 compiler. PL/1 requires that to use the PL/1 macro 
statement ^ INCLUDE file (name). This file, in this case MPSLIB, must be 
a partitioned data set. This requirement also forces that the characters 
"/"END"/" be at the end of each file. 
Execution step 
In figure 17 the macro compilation of the PL/1 source program $RUN 
places the groups of PL/1 proper statements generated by the translator 
into their position. This PL/1 program is then compiled and its result­
ing object deck combined with the previously compiled scheduling routines 
to form the multiprocessor simulator. The execution of this simulator 
program generates a printed trace of how the multiprocessor system would 
behave based upon its initial conditions. 
Run-time routines 
The subroutine $ETUP determines the size of the run-time arrays and 
allocates storage for those arrays. 
The subroutine $TART initializes the run-time arrays used in simula­
tion of the multiprocessor system. It is called each time the TRACE state-
men i is excciitcd. 
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The subroutine $INCR is called to increment the current time after 
all actions scheduled have been performed. 
The subroutine $CH is called to schedule an action to be performed. 
It has two arguments, a label and an integer. The label is the label on 
the action to be scheduled and the integer is the time the action is to be 
performed relative to the current time. This value must be greater than 
or equal to zero. The use of the value zero is used to schedule parallel 
actions. 
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CHAPTER IX. CONCLUSION 
The language presented in this paper allows not only for the de­
scription of stored program computer as done in Bell and Newell (2,3) 
and Pumplin (25), but also for describing one or more processors inter­
connected by buses. This allows the system designer a greater freedom 
and variety in the systems he can describe. Separating the system into 
interconnected processors allows the designer to view the partitioning 
of the system. Although Duley and Dietmeyer (8) consider autonomous 
units processors they do not explicitly force the designer to specify 
the number of interconnections between these processors. T' a language 
presented here goes beyond them and forces the designer into consider­
ing the problem of interconnections. 
Each processor is in turn described as a group of states. Each of 
these states within a processor consists of a series of serial, parallel 
and a combination of serial and parallel events. Whereas designers have 
used this notation to describe the flow of control within a processor 
and are familiar with it, it has never been used in a language to design 
computers. 
The language's provision for describing the serial, parallel and a 
combination of serial and parallel events allows the designer a greater 
degree of freedom than previously offered. Most other languages (6,8,21,25) 
allow for only parallel execution of actions and one allows for a limited 
form of parallel execution of serial events (2,3). This feature, in and 
of itself, allows the designer to describe when the multitude of events 
are to occur within the system more accurately. 
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The simulation of the descriptive language allows the designer the 
ability to test not only the logical consistency of his proposed system 
design, but also it allows the designer to compare his design vs. 
other designs. Without being able to simulate the descriptive lan­
guage^  the descriptive language becomes almost worthless except as input 
to an automated construction system. By being able to simulate the des­
criptive language the proposed system can be checked. 
One addition that would enhance the language is the inclusion of 
some way to be able to define more and different types of facilities for 
oach processor. With this feature, as more and more of the basic computer 
functions become available in hardware packages, the designer would have 
the ability to include these new definitions. 
The inclusion of a input statement to assist in controlling the 
simulation would also aid in making the language more flexible and less 
expensive to use. With an input statement the generated PL/1 program 
could be compiled only once and then different test cases run using this 
object deck. At present, each time the language is used, the generated 
PL/1 program has to be compiled and this compilation time far outweighs 
the actual execution of the generated program. 
Other languages additions and improvements could be as follows: 
a) incorporation of a first-in-first-out (FIFO) queuing into the 
next state determination. 
b) provision to define multiple processors of the same type as would 
be required in describing the ILLIAC IV. 
c) incorporation of a way to determine the time necessary to perform 
given actions, such as register transfer. 
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In conclusion, the language presented thus provides a simple yet 
powerful language to describe and simulate multiprocessor computer 
systems. Its use will provide the systems designer with an aid in 
designing more complicated digital systems. 
Using this language the systems designer can describe and simulate a 
proposed system. If the proposed system does not meet his design criteria 
he can go back and make changes to the system and simulate it again until 
he is satisfied with the proposed system characteristics. He can then use 
the description of the system as input to an automated construction system 
and build the system in hardware. 
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APPENDIX A: 
SYNTAX OF LANGUAGE 
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PROGRAM ::= SYSTEM . SIMULATE 
SYSTEM ::= '.SYSTEM.' SYSTEM_DCL . PROC $ PROC 
SYSTEM_DCL ::= 'BUS' BUSDCL $( BUSDCL ) 
BUSDCL ::= ID .OPT( '<' INT ) 
PROC ::= PROCDCL $( FACDCL ';' ) STATE $( ';' .OPT( STATE )) '.END.'.OPT(';') 
PROCDCL ::= ID 'PROCESSOR' '(' BUSLIST ')' ';' 
BUSLIST ::= BUSREF $( BUSREF ) 
BUSREF ::= ID .OPT( '<' INT .OPT( ':' INT ) '>' ) 
FACDCL : : = REGSTMT | RAMSTMT | ROMSTMT | CAMSTMT | ADDSTMT j TERMSTMT | DEFSTMT 
REGSTMT ::= 'REG' REGCDL $( REGCDL ) 
REGDCL ::= ID -OPT( '<' INT '>' ) 
RAMSTMT :r= 'RAM' RAMDCL $( RAMDCL ) 
RAMDCL :;= ID .OPT( '<' INT '>' ) ' = ' ID '(' ID '<' INT *>' ')' 
ROMSTMT ::= 'ROM' ROMDCL $( ROMDCL ) 
ROMDCL ::= ID .OPT( '<' INT '>' ) ' = ' ID '(' ID '<' INT '>' ') ' 
CAMSTMT ::= 'CAM' CAMDCL $( ',' CAMDCL ) 
CAMDCL ::= ID'('ID'('ID .OP('<'INT'>') ') ' ' = ' ID '(' ID '<'INT'>' ')' ') ' 
ADDSTMT ::= 'ADDER' ADDCL $( ',' ADDCL ) 
ADDCL ::= ID '(' ID '=' ID '.ADD.'( CONSTANT]ID)') ' 
TERMSTMT ::= 'TERM' TRANSFER $( ',' TRANSFER) 
DEFSTMT ::= 'DEF' DEFDCL $( ',' DEFDCL ) 
DEFDCL ::= ID( ':='ID .OPT('<'INT'>') | '<'INT'>' ': = 'ID'<'INT':'INT'>') 
STATE : := ID':' .OPT(ACTIONLIST)'.THEN.'(CONDLIST|GOTO) 
ACTIONLIST : := ACTION $(',' ACTION j';' ACTION) 
ACTION ::= '(' ACTIONLIST ')'|ACT 
ACT ;:= (MEMORY]ARITH]TRANSFER) .OPT('$' INT) 
CONDLIST ::= COND $('>' COND) 
COND ::= '(' EXPR ')' ID 
GOTO ::= '.GOTO.' ID 
MEMORY ::= 'READ' '(' ID ')']'WRITE' '('ID ')'|'SEARCH' '(' ID ')' 
ARITH :;= 'ADD' '(' ID ')' 
TRANSFER ::= REGREF '=' EXPR 
EXPR ::= TERM .OPT(RELOP . TERM) 
RELOP ::= '.LT.'|'.LE.'|'.EQ.'|'.NE.'|'.GE.'|'.GT.' 
TERM ::= FACTOR $( '+' FACTOR) 
FACTOR ::= SEC $('*' SEC) 
SEC ::= '.NOT.' '(' GROUP ')'(GROUP 
GROUP ::= PRIM $( ']' PRIM) 
PRIM ::= CONSTANT]REGREF]'(' TERM ')' 
CONSTANT ::= 'B' " BIT $ BIT " ' 
REGREF :;= ID .OPT('<' INT .OPT(':' INT) '>') 
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SIMULATE ::= '.SIMULATE.' SIMSTMT .OPT(SIMSTMr) ) '.END.' 
SIMSTMT ::= SETSTMT|ACTSTMTjTRACESTMT 
SETSTMT :;= 'SET' SETITEM $( ',' SETITEM) 
SETITEM : ;= ID'.'ID.OPTC ('INT') ' I'<'INT.OPT(':'INT)'>') ' = ' CONSTANT 
ACTSTMT ::= 'ACTIVATE' ID'.'ID $(',' ID'.'ID) 
TRACESTMT ::='TRACE' TITEM TITEM) '.UNTIL.' '('TIMING')' 
TITEM ::= ID'.'ID.OPT('('INT')'[•<'INT.OPT(':'INT)'>') 
TIMING ::= 'TIME' ('>='('>'['=') INT 
These are the basic syntax rules 
BIT ::= '0'|'1' 
DIGIT ::= '0'|'1'|'2'|'3'|'4'|'5'|'6'|'7'|'8'|'9' 
INT ::= DIGIT $ DIGIT 
ALPHA ""= 'A'l'B'l'C'l ... I'X'I'Y'l'Z' 




< s u b r g , s t r g  ) :  
m p s :  p r o c e d u r e  o p t i o n s ( m a i n )  r e c u r s i v e ;  
/ •  f i l e  n u m b e r s  1  s t a t e s  
2  t e r m i n a l s  












4  c o n t r o l  
5  d e c l a r e s  
6  s i m u l a t e  
d c l  c a r d  c h a r ( 8 0 )  e x t e r n a l ,  / *  i n p u t  c a r d  * /  
c { 8 0 )  c h a r * 1 )  o e f  c a r d ,  
p r i n t  f i l e  p r i n t ,  
l i n e  c h a r ( 8 0 )  e x t e r n a l ,  / *  o u t  p u t  * /  
l  f i x e d  b i n  e x t e r n a l ,  / *  i n d e x  o n  l i n e  * /  
i  f i x e d  b i n  e x t e r n a l ,  / *  i n d e x  o n  c a r d  * /  
s t m t  f i x e d  b i n  e x t e r n a l ,  / *  s t m t  n u m b e r  ^ 7  
n l  e n t r y ,  / *  n e w  l i n e  * /  
f i l e  f i x e d  b i n  e x t e r n a l ,  
t r u e  b i t ( l )  s t a t i c  i n  i t ( • 1 » b ) , / *  i n d i c a t e s  i t e m  f o u n d  * /  
f a l s e  b i t j i )  s t a t i c  i n i t c o ' b ) ,  / *  i n d c a t e s  i t e m  n o t  f o u n d  * /  
p r o g r a m  e n t r y  r e t u r n s *  b i t ( l )  ) ,  
s y s t e m  e n t r y  r e t u r n s *  b i t ( l )  ) ,  
s i m u l a t e  e n t r y  r e t u r n s *  b i t ( l )  ) ,  
d u m m y  f i x e d  b i n ;  
o n  c o n d i t i o n *  e o c  )  b e g i n ;  l a : r e a d  f i l e * s y s i n )  i n t o ( c a r d ) ;  
c a l l  n l ;  / *  d e b u g  » /  
i f  c ( 1 ) = ' * '  t h e n  d o ;  p u t  f i l e * s y s p r i n t )  e 0 i t * c a r 0 ) * c 0 l * 7 ) , a ) ;  
p u t  f i l e * p r i n t ) e d i t * c a r d ) * s k i p , c o l * 7 ) , a ) ;  
g o  t o  l a ; e n d ;  / *  s k i p  c o m m e n t  c a r d s  * /  
p u t  f i l e * s y s p r i n t )  e 0 i t * s t m t , «  s c a r d )  
* s k i p , f * 5 ) , a , a ) ;  
p u t  f i l e ( p r i n t ) e d i t ( s t m t , '  • , c a r d ) ( s k i p , f ( 5  » , a , a ) ;  
1 = 1 ;  e n d ;  
o n  e n o f i l e ( s y s i n )  g o  t o  d o n e ;  
/ *  p u t  o u t  h e a d i n g  * /  
p u t  f i l e ( s y s p r i n t )  e d i t c  m p s  
( ' * * *  s o u r c e  c o d e  • * * » ) ( s k i p ( 3 ) , c o l (  7 ) , a )  
p u t  f i l e (  p r i n t )  e d i t ( *  m p s  
( ' * * *  s o u r c e  c o d e  * * * ' ) ( s k i p ( 3 ) , c 0 l (  7 ) , a )  
' ) ( p a g e , a  i  
• ) ( p a g e , a )  
/ *  i n i t i a l i z e  * /  
f i l e  = l ;  
s t m t = l ;  l = 8 ;  l i n e = ( 8 0 ) '  
s i g n a l  c o n d i t i o n !  e o c  ) ;  
I ; 
i f  p r o g r a m  t h e n  p u t  f i l e ( s y s p r i n t ) e d i t ( • s u c e s s • ) ( s k i p , a ) ;  
e l s e  p u t  f i l e ! s y s p r i n t ) e d i t ! ' u n s u c e s s f u l ' ) ( s k i p , a )  
c a l l  n l ;  f i l e = i ;  c a l l  o u t ( ' / * e n d * / ' ) ;  
c a l l  n l ;  f i l e = 2 ;  c a l l  o u t ( ' / * e n d * / ' ) ;  
c a l l  n l ;  f i l e = 3 ;  c a l l  o u t ( ' / * e n d * / ' ) ;  
c a l l  n l ;  f i l e = 4 ;  c a l l  o u t ( ' / * e n d * / ' ) ;  
c a l l  n l ;  f i l e = 5 ;  c a l l  o u t ( ' / * e n d * / ' ) ;  
c a l l  n l ;  f i l e = 6 ;  c a l l  o u t ( • / • e n d * / • ) ;  
c a l l  n l ;  
g o  t o  e r r e x i t ;  
e r r :  e n t r y t  x  ) \  d c l  x  c h a r ( * ) ;  
p u t  f i l e ( s y s p r i n t )  e d i t ( ' $  * , x )  ( s k i p , c 0 l ( i + 6 ) , a , a ) ;  
p u t  f i l e (  p r i n t )  e d i t ( ' $  s x )  ( s k i p , c 0 l ( i + 6 ) , a , a ) ;  
s t o p ;  / *  d e b u g  * /  
/ *  p r o g r a m  : : =  s y s t e m  . s i m u l a t e  ;  
p r o g r a m : p r o c e d u r e  r e t u r n s !  b i t ( l )  ) ;  
i f  - . s y s t e m  t h e n  r e t u r n !  f a l s e  ) ;  
i f  - ^ s i m u l a t e  t h e n  c a l l  e r r ( '  s i m u l a t e  n o t  f o u n d *  ) ,  
r e t u r n !  t r u e  ) ;  e n d  p r o g r a m ;  
d o n e :  / *  e x i t  w h e n  a l l  c a r d s  h a v e  b e e n  r e a d  * /  
p u t  f i l e ( s y s p r i n t ) e d i t ( « n o  m o r e  c a r d s * ) ( s k i p ( 3 ) , a » ;  
e r r e x i t :  / *  e x i t  w h e n  s y n t a x  e r r o r  h a s  b e e n  f o u n d  * /  
e n d  m p s ;  
VI 
to 
( s u b r g , s t r g ) :  
s y s t e m : p r o c e o u r e  r e t u r n s !  b i t ( l )  ) ;  
/ *  s y s t e m  : : =  ' . s y s t e m . '  s y s t e m _ d c l  . p r o c  t  p r o c  !  
o c l  l i t  e n t r y *  c h a r ( • h  r e t u r n s  1  b i t ( l )  ) »  
t r u e  b i t ( l )  s t a t i c  i n i t ( ' l ' b ) ,  
f a l s e  b i t d »  s t a t i c  ï n i t c o ' b » ,  
ERR ENTRYl  CHARl*)  ) ,  
s y s t e m  e n t r y  r e t u r n s !  b i t ( l )  ) »  
s y s t e m _ d c l  e n t r y  r e t u r n s !  b i t l l i  ) »  
b u s o c l  e n t r y  r e t u r n s !  b i t ! 1 )  ) ,  
s y s t i m e  e n t r y  r e t u r n s !  b i t ï 1 )  ) ,  
SYSOP ENTRY RETURNS! BIT!1)  ) ,  
p r o c  e n t r y  r e t u r n s !  b i t ! i )  ) ,  
o u t  e n t r y !  c h a r ! * )  v a r y i n g  ) ,  
i d  e n t r y  r e t u r n s !  b i t ! 1 )  ) ,  
STAR CHAR!32)  VARYING EXTERNAL,  
FILE FIXED BIN EXTERNAL,  
STMT FIXED BIN EXTERNAL,  
i n t  e n t r y  r e t u r n s !  b i t ( l )  ) ;  
f i l e  = 5 ;  
IF  - iL  IT ! ' .SYSTEM. ' I  THEN RETURN! FALSE ) ;  
i f  - ^ s y s t e m _ d c l  t h e n  c a l l  e r r  !  •  s y s t  e m _ d c l  n o t  f o u n d  
c a l l  o u t ! ' ; * ) ;  
s t m t = s t m t + l ;  
l 5 :  i f  - . l i t ! ' ; ' )  t h e n  c a l l  e r r ! ' m i s s i n g  ; ' ) ;  
IF  - iSYSTEM.DCL THEN GO TO L6;  
c a l l  o u t ! ' ; ' ) ;  
s t m t = s t m t + l ;  
g o  t o  l 5 ;  
l 6 : i f  - . p r o c  t h e n  c a l l  e r r  ! ' p r o c e s s o r  n o t  f o u n d ' ) ;  
LI :  IF -.PROC THEN RETURN! TRUE);  
g o  t o  l l ;  
/ *  SVSTEM.DCL : :=  'BUS'  BUSDCL $ ! ' , '  BUSDCL )  I  
/ *  'TIME'  SYSTIME $ ! ' , '  SYSTIME )  
s y s t e m _ d c l : p r o c e d u r e  r e t u r n s !  b i t ( l )  ) ;  
i f  - . l i t l ' b u s * )  t h e n  g o  t o  l 4 ;  
c a l l  o u t ( ' d c l  • ) ;  
IF  - iBUSDCL THEN CALL ERRCBUSDCL NOT FOUND') ;  
L2:  IF - iL ITC, ' )  THEN RETURN( TRUE ) ;  
CALL OUTC, ' ) ;  CALL NL;  
i f  - . b u s d c l  t h e n  c a l l  e r r l * b u s d c l 2  n o t  f o u n d ' ) ;  
GO TO L2;  
L4:  IF - iL IT( 'TIME')  THEN RETURN! FALSE ) ;  
i f  ^ s y s t i m e  t h e n  c a l l  e r r ( ' m i s s i n g  s y s t e m  t i m e ' ) ;  
l 3 :  i f  ^ l i t ( ' , * )  t h e n  r e t u r n !  t r u e  ) ;  
IF  - .SYSTIME THEN CALL ERR( 'MISSING SYSTEM TIME') ;  
GO TO L3;  END SYSTEM.DCL;  
/ *  b u s d c l  i d  , o p t (  • < •  i n t  • > '  )  ;  * /  
b u s d c l t p r o c e d u r e  r e t u r n s !  b i t ! 1 )  ) ;  
IF  -nID THEN RETURN! FALSE )  ;  
CALL OUTISTAR);  
IF  - iL IT! '<*)  THEN DO; CALL OUT! '  B IT! l» ' ) ;  RETURN! TRUE )  ;  END; 
IF  -»INT THEN CALL ERR! 'MISSING UPPER SCRIPT ON DCL' ) ;  
c a l l  o u t ! '  b i t ! ' i i s t a r l 1 * ) ' ) ;  
i f  - » l i t ! ' > ' )  t h e n  c a l l  e r r ! ' m i s s i n g  r i g h t  b r a c k e t  >  ' ) ;  
r e t u r n !  t r u e  ) ;  e n d  b u s d c l ;  
/ *  s y s t i m e  s y s o p  i n t  ;  * /  
s y s t i m e : p r 0 c e d u r e  r e t u r n s !  b i t ( l )  ) ;  
IF -iSYSOP THEN RETURN! FALSE ); 
i f  - . l i t ! ' $ ' »  t h e n  c a l l  e r r ! ' m i s s i n g  $ • ) ;  
IF  - i INT THEN CALL ERR! 'MISSING INTEGER') ;  
r e t u r n !  t r u e  ) ;  e n d  s y s t i m e ;  
/ *  s y s o p  ; ; =  ' r e a d ' i ' w r i t e * i ' s e a r c h ' ! ' ^ ' i i  * /  
/ *  ' . a d d . ' i ' . s u b . '  ;  * /  
s y s o p : p r o c e d u r e  r e t u r n s !  b i t i l )  ) ;  
i f  l i t ! ' r e a d ' )  t h e n  r e t u r n !  t r u e  ) ;  
IF  LIT! 'WRITE')  THEN RETURN! TRUE ) ;  
i f  l i t ! ' s e a r c h ' )  t h e n  r e t u r n !  t r u e  ) ;  
IF  LITC-.»)  THEN RETURN* TRUE » ;  
IF LIT( '+ ' )  THEN RETURN* TRUE ) ;  
IF L IT* ' * ' )  THEN RETURN* TRUE ) l  
IF LIT* ' .ADD. ' )  THEN RETURN* TRUE ) ;  
IF LIT* ' .SUB. ' )  THEN RETURN* TRUE ) ;  




PROC:PROCEDURE RETURNS! BIT( l )  ) ;  
/ *  PROC : :=  PROCDCL $(  FACDCL I 
/ *  STATE $(  STATE )  ' .END. '  ' ; '  ;  
DCL L IT ENTRY* CHARl*)  )  RETURNS! BITd)  I ,  
TRUE BIT( l )  STATIC INIT( ' l 'B) ,  
FALSE BITd)  STATIC INIT( 'O'B) ,  
FILE FIXED BIN EXTERNAL,  
OUT ENTRY* CHAR(*)  VARYING ) ,  
ERR ENTRY* CHAR**)  ) ,  
PROC ENTRY RETURNS* BIT*1)  ) ,  
PROCDCL ENTRY RETURNS* BIT*1) ), 
BUSLIST ENTRY RETURNS* BIT( l )  ) ,  
BUSREF ENTRY RETURNS* BIT( l )  ) ,  
STATE ENTRY RETURNS* BIT* l )  ) ,  
FACDCL ENTRY RETURNS* BIT*1)  ) ,  
STMT FIXED BIN EXTERNAL,  
ID ENTRY RETURNS* BIT*1)  ) ,  
PNAME CHAR*8)  VARYING EXTERNAL,  
STAR CHAR*32)  VARYING EXTERNAL,  
NL ENTRY, 
INT ENTRY RETURNS* BIT* ! )  ) ;  
IF PROCDCL THEN RETURN* FALSE ) ;  
L I :  IF - .FACDCL THEN GO TO L2;  
IF -»LIT* ' ; ' )  THEN CALL ERR* 'MISSING ; ' ) ;  
CALL OUT* ' ; ' ) ;  
GO TO L l ;  
L2:  IF -STATE THEN CALL ERR* 'NOSTATE IN PROCESSOR') ;  
L3!  IF -L IT* ' ; ' )  THEN GO TO L4;  
IF -STATE THEN GO TO L4;  
GO TO L3;  
L4:  IF  -LITt ' .END. ' )  THEN CALL ERR* 'MISSING END STMT 
CALL NL;  FILE=4;  CALL OUT* 'END; ' ) ;  CALL NL;  FILE 
IF -L IT* ' ; ' )  THEN ;  
RETURN* TRUE ) ;  
/ *  PROCOCL ; :=  ID 'PROCESSOR' M '  BUSLIST ;  
PROCDCLtPROCEOURE RETURNS* BIT( l )  ) ;  
IF - .10 THEN RETURN! FALSE ) ;  
CALL NL;  FILE=4;  CALL OUT(• INIT_ ' |1STAR| | • :PROCEDURE;•) ;  
PNAME=STAR; CALL NL ;  FILE=5;  CALL OUTCDCL • ) ;  
IF ^LIT(* : ' *  THEN CALL ERR( 'MISSING 
IF -»LIT( 'PROCESSOR')  THEN CALL ERR ( 'MISSING PROCESSOR') ;  
IF -ILITCC) THEN CALL ERR('MISSING LEFT PAREN'); 
IF -IBUSLIST THEN CALL ERR('MISSING BUS LIST'); 
IF  ^LIT( ' ) ' )  THEN CALL ERR( 'MISSING RIGHT PAREN') ;  
IF  - .L ITC; ' )  THEN CALL ERR( 'MISSING ; ' ) ;  
CALL OUT( ' ; ' ) ;  STMT=STMT+1;  
RETURN* TRUE ) ;  END PROCDCL; 
/ *  BUSLIST BUSREF $(  'BUSREF ) ;  
BUSLISTtPROCEDURE RETURNS( BIT( l )  ) ;  
IF -»BUSREF THEN RETURN( FALSE ); 
L5: IF -ILITC,') THEN RETURN* TRUE ); 
CALL OUTC»') ;  CALL NL;  
IF - .BUSREF THEN CALL ERR( 'MISSING BUS REF '  )  ;  
GO TO L5;  END BUSLIST;  
/ *  BUSREF : :=  ID .OPT( '< '  INT .OPT( ' : '  INT ) '> ' ) ;  
BUSREF:PR0CEDURE RETURNS* BIT( l )  ) ;  
DCL INTI  CHARI5)  VARYING, ID l  CHAR(8)  VARYING; 
IF  - . ID THEN RETURN* FALSE ) ;  
ID1=STAR; CALL CUT*PNAMEl l*_M1 STAR);  
IF -.LIT('<') THEN DO; CALL OUT*' BIT*1) DEFINED 'MSTAR) 
RETURN* TRUE ) ;  END; 
IF  - INT THEN CALL ERR* 'MISSING LOWER SUBSCRIPT' ) ;  
INT1=STAR; 
IF  -L IT* ' : ' )  THEN DO; CALL OUTC BIT* l )  DEFINED ' | | ID1| |  
'  POSITION* ' I  I  STAR I  1»)  
GO TO L6;  END; 
IF  - INT THEN CALL ERR* '  MISSING UPPER SUBSCRIPT' ) ;  
CALL OUTC BIT(  •  I  ISTARI I  I  I  INTl l  I  •  + ! )  DEFINED ' | | ID1| |  
•  POSITION!" I  I INTl l I ' ) ' ) ;  
L6:  IF - .L ITOM THEN CALL ERR( 'MISSING RIGHT BRACKET >*) ;  





FACOCL:PROCEDURE RETURNS! BIT( l )  ) ;  
/* FACDCL ::= REGSTMT I RAMSTMT | ROMSTMT | CAMSTMT I */ 
/* TERMSTMT I DEFSTMT I TIMESTMT | ADOSTMT ; */ 
OCL 101 CHAR(8)  VARYING, 102 CHAR(8I  VARYING, 103 CHAR(8)  VARYING, 
104 CHAR(8)  VARYING, 105 CHAR(8)  VARYING, INTI  CHAR(5)  VARYING, 
INT2 CHAR(5)  VARYING; 
OCL STMT FIXEO BIN EXTERNAL,  
TRUE BITd)  STATIC INITCl 'B) ,  
FALSE BIT( l )  STATIC INIT( 'O'B) ,  
L IT ENTRY( CHAR(*)  )  RETURNS* BITd» 
OUT ENTRY! CHAR(*)  VARYING ) ,  
ERR ENTRY! CHAR(*)  ) ,  
NL ENTRY, 
10 ENTRY RETURNS! BIT! ! )  ) ,  
INT ENTRY RETURNS! BIT!1)  ) ,  
STAR CHAR(32)  VARYING EXTERNAL 



































































BITI l )  ) ,  
BIT( l )  ) ,  
AODCL ENTRY RETURNS! BIT( l )  ) ,  
CONSTANT ENTRY RETURNS( BIT( l )  ) ,  
FILE FIXED BIN EXTERNAL;  
FILE=5;  
IF REGSTMT THEN GO TO L I ;  
IF RAMSTMT THEN GO TO L l ;  
IF ROMSTMT THEN GO TO L l ;  
IF CAMSTMT THEN GO TO L I ;  
IF TERMSTMT THEN GO TO L l ;  
IF DEFSTMT THEN GO TO L l ;  
IF TIMESTMT THEN GO TO L l ;  
IF ADOSTMT THEN GO TO L l ;  
RETURN* FALSE ) ;  
L l :  STMT=STMT+l ;  RETURN! TRUE ) ;  
/ *  REGSTMT ; :=  'REG'  REGDCL $(  REGDCL ) ;  * /  
REGSTMT:PROCEDURE RETURNS! BIT( l )  ) ;  
IF -LIT! 'REG')  THEN RETURN! FALSE ) ;  
CALL OUT! 'DCL '  M 
IF ^REGDCL THEN CALL ERR! 'MISSING REGDCL') ;  
L2:  IF - .L IT! ' , ' )  THEN RETURN! TRUE )  ;  
CALL OUT! ' , ' ) ;  CALL NL;  
IF - .REGDCL THEN CALL ERR! 'MISSING REG0CL2' ) ;  
GO TO L2;  END REGSTMT; 
/ *  REGDCL : :=  ID .OPT!  '< '  INT •> '  )  ;  * /  
REGDCLtPROCEDURE RETURNS! BIT!1)  ) ;  
IF IID THEN RETURN! FALSE ); 
CALL OUT!PNAME| I ISTAR); 
IF  - iL IT l '< ' )  THEN DO; CALL OUT! '  BIT!1) ' ) ;  RETURN! TRUE )  ;  END; 
IF  - . INT THEN CALL ERR! 'MISSING UPPER SCRIPT ON DCL •  )  ;  
IF - .L IT! '> ' )  THEN CALL ERR! 'MISSING RIGHT BRACKET > ' ) ;  
CALL OUT!' BIT!«1ISTARI I '  )• ) ;  
RETURN! TRUE ) ;  END REGDCL; 
/ *  RAMSTMT 'RAM' RAMDCL $ !  ' , '  RAMDCL )  ;  * /  
RAMSTMTtPROCEOURE RETURNS( BIT( l )  ) ;  
IF ^LIT( 'RAM')  THEN RETURN* FALSE ) ;  
IF -^RAMDCL THEN CALL ERR( 'MISSING RAM DCL I ' ) ;  
L3:  IF -^LIT(», ' )  THEN RETURN* TRUE >;  
IF  - iRAMDCL THEN CALL ERR( 'MISSING RAM DCL2' ) ;  
GO TO L3;  END RAMSTMT; 
/ *  RAMDCL ID.OPT t  •<•  INT'>•) '  = ' ID ' ( •  ID '< ' INT •>")  •  ;  * /  
RAMDCLIPROCEDURE RETURNS! BIT( l )  ) ;  
IF -IID THEN RETURN! FALSE ) ;  
CALL NL;  INT1='1 ' ;  
ID1=STAR; CALL OUTl 'DCL •1 IPNAME11|1 STAR);  
IF  ^LIT( '< ' )  THEN DO; CALL OUTC BIT( l ) , ' ) ;  GO TO L4;  END; 
IF  - i INT THEN CALL ERR! 'MISSING SUBSCRIPT' ) ;  
INTl=STARî CALL OUT! '  BIT! ' | |STAR|I  
IF - .L IT! '> ' )  THEN CALL ERR! 'MISSING > ' ) ;  
L4:  IF ^LIT( '= ' )  THEN CALL ERR! 'MISSING = IN RAM DCL 
IF -»ID THEN CALL ERR! 'MISSING MEMORY NAME IN RAM DCL' ) ;  
ID2=STAR? 
IF  -^LIT! ' ! ' )  THEN CALL ERR! 'MISSING ! ' ) ;  
IF n lD THEN CALL ERR! 'MISSING ADDR REG') ;  
ID3=STAR; CALL NL;  CALL OUT!PNAME| | '_ ' |  1 STAR);  
IF  - .L1T!»< ' )  THEN CALL ERR! 'MISSING <•) ;  
IF - . INT THEN CALL ERR! 'MISSING SCRIPT' ) ;  
INT2=STAR; CALL OUT! '  B IT! ' I |STAR| | ' ) , ' ) ;  
IF - .L IT! '>»)  THEN CALL ERR! 'MISSING > ' ) ;  
IF ^LIT( ' ) ' )  THEN CALL ERR! 'MISSING RIGHT PAREN IN RAM DCL' ) ;  
CALL NL;  
CALL CUT!PNAMEI|*_ ' | | ID2| | ' (0 :2** ' I | INT2| I • -1)BIT ! ' | I INTl11 ' ) ; ' ) ;  
CALL LAB! 'READ_' | IPNAMEI| '_ ' l1102) ;  CALL OUT! 'PROCEDURE; ' ) ;  
CALL CUT!PNAMEI I  IIDl I  I '  = ' I  IPNAME|I I  I ID2I  I • ! ' I  IPNAME1 I  
'_ '1 I I03I I • )  ;END;*) ;  
CALL LAB! 'WRITE. ' I IPNAMEII '_ ' I  I ID2) ;  CALL OUT! 'PROCEDURE; ' ) ;  
CALL OUTtPNAMEl!»_•1 i ID2l | * ! * | |PNAME|| '_ ' | |103| | ' )= ' | |PNAME||  
I I  l o i l I •;END;'); 
RETURN! TRUE ) ;  END RAMDCL; 
/ *  ROMSTMT : :=  'RAM' ROMDCL ${  ROMDCL I  ;  
ROMSTMTtPROCEDURE RETURNS! BIT( l )  ) ;  
IF -LIT!'ROM') THEN RETURN! FALSE ); 
IF IROMDCL THEN CALL ERR!'MISSING ROM OCL 1'); 
L5: IF -.LITCS') THEN RETURN! TRUE ); 
IF -.ROMDCL THEN CALL ERR!'MISSING ROM 0CL2'); 
GO TO L5;  END ROMSTMT: 
/ *  ROMDCL : :=  ID.OPT! '< ' INTID' ! ' ID '< ' INT'>"  ) '  ;  
ROMDCL:PROCEDURE RETURNS! B!T{1)  ) ;  
IF -.ID THEN RETURN! FALSE ) ;  
CALL NLî  INTl= ' l ' ;  
IDI=STAR; CALL OUTCDCL '  I  I  PNAME I  I  |STAR) ;  
IF -.LIT!'<») THEN DO; CALL OUT!' BIT!1),'); GO TO L6; END; 
IF -.INT THEN CALL ERR!'MISSING SUBSCRIPT'); 
INTI=STAR; CALL OUT! '  81T! ' | |STAR I  I  '  ) ,  '  ) ;  
IF -.LIT!'>') THEN CALL ERR!'MISSING >'); 
L6; IF -.LIT!'=') THEN CALL ERR!'MISSING = IN RAM DCL '); 
IF -IID THEN CALL ERR!'MISSING MEMORY NAME IN RAM DCL'); 
ID2=STAR; 
IF -.LIT!'! ') THEN CALL ERR!'MISSING ! '); 
IF -.ID THEN CALL ERR!'MISSING ADDR REG'); 
I03=STAR; CALL NL;  CALL GUT(PNAMEl I '_ ' I  I  STAR);  
IF -.LIT!'<') THEN CALL ERR!'MISSING <'); 
IF -.INT THEN CALL ERR!'MISSING SCRIPT'); 
INT2=STAR; CALL OUT! '  BIT! '  | |STAR 1 I  ' )» ' ) ;  
IF -ILIT!'>') THEN CALL ERR!'MISSING >'); 
IF -.LIT!')') THEN CALL ERR!'MISSING RIGHT PAREN IN RAM DCL 
CALL NL; 
CALL CUTÏPNAMEI| '_ ' I | ID2| I ' !0 :2** ' | | INT2I I ' - I )BIT! ' | | INTl11 ' ) ;  
CALL LAB!'READ_'IIPNAMEII'. 'I IID2); CALL OUT!'PROCEDURE;') 
CA L L  O U T ! P N A M E | 1 1 1 I D l l 1 '  =  ' | | P N A M E ( I ' _ ' I  1 1 0 2 1  I ' ! '  I  1 P N A M E I  
ID3II');END;'); 
RETURN! TRUE ); END ROMDCL; 
/» CAMSTMT ::= 'CAM' CAMDCL $! ' , '  CAMDCL ) ;  
CAMSTMTXPROCEDURE RETURNS! BIT!I) ); 
IF -.LITCCAM») THEN RETURN( FALSE )? 
IF  nCAMDCL THEN CALL ERR( 'MISSING CAM DCLl ' ) ;  
L7:  IF  - .L IT(* ,«)  THEN RETURN! TRUE ) ;  
IF -.CAMDCL THEN CALL ERR('MISSING CAM DCL2'); 
GO TO L7;  END CAMSTMT:  
/* CAMDCL ::= ID •( 'ID'(• ID.OPT( •<• INT* >•)•)" = • 
/* ID'(• IO»<'INT'>" »")' ; 
CAMDCLXPROCEDURE RETURNS! B IT( l )  ) ;  
IF IID THEN RETURN* FALSE ); 
ID1=STAR; INT1=»1«; 
IF -»LIT(«(') THEN CALL ERR('MISSING LEFT PAREN'); 
IF -,ID THEN CALL ERR('MISSING ID'); 
ID2=STAR; 
IF -.LIT(M') THEN CALL ERR('MISSING LEFT PAREN'); 
IF -.ID THEN CALL ERR('MISSING REG'); 
ID3=STAR; 
IF-.LITP<') THEN GO TO L8; 
IF -.INT THEN CALL ERR('MISSING SUBSCRIPT'); 
INT1=STAR; 
IF -.LITOM THEN CALL ERR('MISSING >'); 
L8: IF ILITC)') THEN CALL ERR('MISSING ( '); 
IF -.LIT(' = ') THEN CALL ERR('MISSING ='); 
IF IID THEN CALL ERR('MISSING ID •); 
I04=STAR;  
IF -.LIT(M') THEN CALL ERR('MISSING LEFT PAREN'); 
IF NID THEN CALL ERR('MISSING ADDR REG'); 
ID5=STAR; 
IF -»LIT('<') THEN CALL ERR('MISSING <'); 
IF -IINT THEN CALL ERR('MISSING SUBSCRIPT'); 
INT2=STAR; 
IF -ILITO') THEN CALL ERR('MISSING >'); 
IF -ILITC)') THEN CALL ERR('MISSING RIGHT PAREN'); 
IF -ILITC)') THEN CALL ERR('MISSING RIGHT PAREN'); 
CALL NL;  CALL OUTCDCL '  I  IPNAMEI I '_ ' |  I  ID5I  I '  BIT (  '  I  |  INT21 I  '  )  
CALL OUT( ' I IPNAMEII '_ ' I  1102 H ' t '  I |PNAME| | '_ ' I | ID3| | ' )BIT( '  
INTl I I ' ) , ' ) ;  
CALL NL;  
CALL OUKPNAMEl  I I ID l l  I •  B IT(2** ' | | INT2|  I 
CALL NL;  
CALL OUKPNAMEr  I '_ ' I | ID4| |  •  (0 :2** '  I  |  INT2I  I  ' -DB IT(  '  |  |  INTl l  I • ) ; ' ) ; 
CALL LAB( 'READ_' | |PNAME| | '_ ' | | ID4) ;  
CALL OUT( 'PROCEDURE; ' ) ;  
CALL OUTCPNAMEl l *_ ' l | ID3| | '= ' | |PNAMEl | '_ ' I | ID4| | ' ( ' ) ;  
CALL OUT(PNAMEl  I  I ID5| ) • ) ;END;• ) ;  
CALL LAS( 'WRITE. ' I  IPNAMEl I I  I  104) ;  
CALL OUT( 'PROCEDURE; ' ) ;  
CALL OUTCPNAMEl  l '_ ' l | ID4| | ' ( ' | IPNAMEl I • I  11 05 I  |  •)  =  '  I |PNAMEl |  
'_ ' I I ID3| | '  ;END; ' ) ;  
CALL LAB( 'SEARCH. ' I jPNAMEl I I  I ID4) ;  
CALL OUT( 'PROCEDURE; DCL I  FIXED BIN; ' ) ;  
CALL NL;  
CALL OUTCDO 1=1 TO 2** ' I | INT2| | ' ; ' ) ;  
CALL NL;  
CALL OUT! 'SUBSTRl• I |PNAME| | '_ ' | | ID1| | ' , ! , ! )=( ( ' ) ;  
CALL OUT(PNAMEl  l '_ ' l | ID2| | '& ' | IPNAMEl  I I  IID3) ;  
CALL OUT( ' )  =  ( • I  IPNAMEl l '_ ' | | ID2| | '& ' | |PNAMEl  I I  IID4) ;  
CALL 0UT( ' ( I -1)  )  ) ;END;  END; ' ) ;  
RETURNC TRUE ) ;  END CAMDCL;  
/ *  TERMSTMT : :=  'TERM'  TRANSFER $(  TRANSFER )  ;  * /  
TERMSTMTtPROCEDURE RETURNS* B IT( l )  ) ;  
IF  -^LIT( 'TERM')  THEN RETURN! FALSE ) ;  
CALL NL;  F ILE=2;  
IF  - iTRANSFER THEN CALL ERR( 'MISSING TRANSFER STMT' ) ;  
L9:  IF  - .L ITC, ' )  THEN DO;  CALL NL;  FILE=5;  RETURN! TRUE )  ;  END; 
IF  - .TRANSFER THEN CALL ERR( 'MISSING TRANSFER2' ) ;  
GO TO L9;  END TERMSTMT;  
/ *  DEFSTMT : :=  *DEF'  DEFDCL $(  ' , '  DEFDCL )  ;  * /  
OEFSTMT:PROCEDURE RETURNS! B IT( l )  ) ;  
IF  - .L IT( 'DEF' )  THEN RETURN* FALSE ) ;  
CALL OUT( 'DCL ' ) ;  
IF  ^DEFDCL THEN CALL ERR( 'MISSING DEFDCL*) ;  
LA:  IF  - iL IT(S ' )  THEN RETURN! TRUE ) ;  
CALL OUT(CALL NL; 
IF  -^DEFDCL THEN CALL ERRCMISSING DEF0CL2*) ;  
GO TO LA; END DEFSTMT; 
/ *  DEFDCL : :=  ID(• :  =  • ID,OPT( '<• INT•>•» I  
/ *  •<«INT*>"  :  = •  ID«<« INT» :  • INT«>'  )  
DEFDCLtPROCEDURE RETURNS! B IT( l )  ) ;  
IF -TID THEN RETURN! FALSE ); 
CALL OUT(PNAME||'_'||STAR); 
IF  - .L IT!* :=M THEN GO TO LB;  
CALL OUT!» B IT! l )  DEF • ) ;  
IF  - .10 THEN CALL ERR!  «MISSING IDENTIFIER*) ;  
CALL OUT!PNAME|I ISTAR);  
IF -ILIT!«<«) THEN RETURN! TRUE ); 
IF  - . INT THEN CALL ERR!  «MISSING INTEGER') ;  
CALL OUT! '  POSITION! ' I  ISTARl1•) ' ) ;  
IF  - .L IT!«> ' )  THEN CALL ERR! 'MISSING > ' ) ;  
RETURN! TRUE ) ;  
LB: IF -»LIT!«<«) THEN CALL ERR! '  MISSING<« ) ;  
IF -.INT THEN CALL ERRCMISSING SUBSCRIPT'); 
CALL OUT!*  BIT!«1ISTARl I • )  DEF * ) ;  
IF -.LIT!'>') THEN CALL ERR!'MISSING >'); 
IF -ILIT!':=') THEN CALL ERR!'MISSING :=•); 
IF -IID THEN CALL ERR!'MISSING IDENTIFIER*); 
CALL 0UT!PNAME1 1 I  STAR); 
IF -»LIT!'<') THEN CALL ERR!'MISSING <*); 
IF -TINT THEN CALL ERR!'MISSING SUBSCRIPT'); 
CALL OUT! '  POSITION! ' I  ISTARl I«) • ) ;  
IF -.LIT!': ') THEN CALL ERR!'MISSING UPPER SUBSCRIPT 
IF -.INT THEN CALL ERR!'MISSING SUBSCRIPT'); 
IF -.LIT!'>') THEN CALL ERR!'MISSING >'); 
RETURN! TRUE ) ;  END DEFDCL;  
/ *  TIMESTMT 'T IME'  PROCTIME $( ' ,«  PROCTIME )  ;  
TIMESTMT:PROCEDURE RETURNS! B IT! l )  ) ;  
IF -.LIT! «TIME* ) THEN RETURN! FALSE ) ;  
IF  - iPROCTIME THEN CALL ERR( «MISSING TIME DCL' ) ;  
LC:  IF  ^LIT( ' , * )  THEN RETURNt TRUE ) ;  
IF  ^PROCTIME THEN CALL ERR( 'MISSING TIME DCL' ) ;  
GO TO LC;  END TIMESTMT;  
/ *  PROCTIME PROCOP INT ;  
PROCTIME:PROCEDURE RETURNS* B IT( l )  ) ;  
IF  - .PROCOP THEN RETURN* FALSE ) ;  
IF  - .L IT(»$*)  THEN CALL ERR( 'MISSING $ ' ) ;  
IF  -»INT THEN CALL ERR( 'MISSING INTEGER') ;  
RETURN* TRUE ) ;  END PROCTIME;  
/ *  PROCOP : :=  '  READ' I  •  WRITE '  I  '  SEARCH* |  I '  + '  i  •  
/ *  ' .ADD. ' I ' .SUB. '  ;  
PROCOPZPROCEDURE RETURNS* B IT* I )  ) ;  
IF  LIT* 'READ')  THEN RETURN* TRUE ) ;  
IF  LIT* 'WRITE' )  THEN RETURN* TRUE ) ;  
IF  LIT* 'SEARCH')  THEN RETURN* TRUE ) ;  
IF LIT*'-I ') THEN RETURN* TRUE ) ;  
IF  L IT( '+ ' )  THEN RETURN* TRUE ) ;  
IF  L IT* ' * ' )  THEN RETURN* TRUE ) ;  
IF  L IT* ' .ADD. ' )  THEN RETURN* TRUE ) ;  
IF  L IT* ' .SUB. ' )  THEN RETURN* TRUE ) ;  
RETURN* FALSE ) ;  END PROCOP; 
/ *  ADDSTMT ; ;=  'ADDER* ADDCL $*  ' , '  ADDCL )  ;  
ADDSTMT:PROCEDURE RETURNS* BIT*1)  ) ;  
IF  - .L IT**  ADDER* )  THEN RETURN* FALSE ) ;  
IF  - .ADDCL THEN CALL ERR* 'MISSING ADDCL' ) ;  
LD:  IF  - .L IT** , ' )  THEN RETURN* TRUE ) ;  
IF  - .ADDCL THEN CALL ERR ( 'MISSING A00CL2' ) ;  
GO TO LD;  END ADDSTMT;  
/ *  ADDCL : :  = ID1 ' * ' ID2 '  =  * ID3 ' .ADD. ' (CONSTANT I  ID) '  
ADDCL:PROCEDURE RETURNS* BIT*1)  ) ;  
IF  - .10 THEN RETURN* FALSE ) ;  
I01=STAR;  
IF  -^LIT(MM THEN CALL ERR( •  MI  SSING( •  )  ;  
IF nID THEN CALL ERR( 'MISSING ID ' ) ;  
I02=STAR;  
IF  - iL IT(« =  »» THEN CALL ERR( 'MISSING = ' ) :  
IF  - ,10 THEN CALL ERR( 'MISSING ID ' ) ;  
ID3=STAR; 
IF  - iL IT(  '  .ADO, ' )  THEN CALL ERR( 'MISSING .ADD. ' ) ;  
CALL LAB( 'ADD_' | |PNAMEl | '_ ' | | ID1) ;  
CALL OUT( 'PROCEDURE; ' ) ;  
CALL OUT(PNAMEl  | '_ ' | | ID2| | '  =  SUBSTR(UNSPEC( ' ) ;  
CALL OUT( PNAMEl I j I1D3I1 '+ ' ) ;  
IF  CONSTANT THEN GO TO LE;  
IF  - ,10 THEN CALL ERR( 'MISSING CONSTANT OR ID ' ) ;  
CALL OUT(PNAMEII* . ' I  I  STAR);  
LE:  CALL OUT( ' ) t33-LENGTH( ' | |PNAMEI I '_ ' I1102) ;  
CALL OUTC)tLENGTHCI |PNAMEl l '_ ' I I ID2| | ' ) ) ;END; ' ) ;  
IF  - .L ITC) ' )  THEN CALL ERR( 'MISSING ) ' ) ;  
RETURN! TRUE ) ;  END ADDCL;  
END FACDCL;  
(SUBRGtSTRG»:  
STATE:PROCEDURE RETURNS! B IT( l )  ) ;  
/*  #A LABEL ON ACTIONS */  
/*  #B CONDITION VARIABLES * /  
/* HC COMMA LABELS * /  
/*  UD PARALLEL SCHEDULING LABELS */  
/* m CONDITION L IST LABELS */  
/*  HP PARALLEL CONTROL LABELS * /  
/*  #T SIMULATE LABELS */  
/*  #S PARALLEL CONTROL VARIABLES */ 
/*  STATE : :=  ID* : 'OPT!ACTIONLIST«.THEN.MCONDLIST1 GOTO) ;  */  
OCL ID ENTRY RETURNS* B IT( l )  ) ,  
TRUE BIT( l )  STATIC INIT( ' l 'B) ,  
FALSE BIT( l )  STATIC INIT( 'O 'B) ,  
STAR CHAR(32)  VARYING EXTERNAL,  
PNAME CHAR(8)  VARYING EXTERNAL,  
SNAME CHAR(8)  VARYING EXTERNAL,  
LAB ENTRY* CHAR(*)  VARYING),  
OUT ENTRY!  CHAR(*)  VARYING),  
ERR ENTRY!  CHAR!*)  ) ,  
L IT ENTRY!  CHAR!*)  )  RETURNS! B ITI l )  ) ,  
NL ENTRY,  
ACTIONLIST ENTRY RETURNS! B IT!1)  ) ,  
STATE ENTRY RETURNS! B IT! I )  ) ,  
ACTION ENTRY RETURNS! B IT!1)  )»  
ACT ENTRY RETURNS! B IT( l )  ) ,  
CONDLIST ENTRY RETURNS! B IT!1)  ) ,  
COND ENTRY RETURNS! B IT!1)  ) ,  
GOTO ENTRY RETURNS! B ITI l )  ) ,  
TRANSFER ENTRY RETURNS! B ITI l )  ) ,  
MEMORY ENTRY RETURNS! B IT( l )  ) ,  
ARITH ENTRY RETURNS! B ITI l )  ) ,  
EXPR ENTRY RETURNS! B ITI l )  ) ,  
INT ENTRY RETURNS! B ITI l )  ) ,  
STMT FIXED BIN EXTERNAL,  
FILE FIXED BIN EXTERNAL,  
REGREF ENTRY RETURNS* B IT( l )  ) ;  
OCL AN FIXED BIN STATIC,  / *  ACTION NUMBER WITHIN STATE * /  
ANC CHAR(2)  STATIC,  / *  ACTION NUMBER CHARACTER * /  
PN FIXED BIN STATIC,  / *  PAREN NUMBER WITHIN STATE * /  
PNC CHAR(2)  STATIC,  / *  PAREN NUMBER CHARACTER * /  
CN FIXED BIN STATIC,  / *  COMMA NUMBER WITHIN PARENS 
CNC CHAR(2)  STATIC,  / *  COMMA NUMBER CHARACTER * /  
CSTK( l :9)  FIXED BIN STATIC,  / *  COMMA STACK * /  
PSTK( l :9)  FIXED BIN STATIC,  / *  PAREN STACK * /  
MP FIXED BIN STATIC,  / *  MAX NO.  PARENS * /  
LN FIXED BIN STATIC,  / *  INDEX TO CSTK AND PSTK * /  
BN FIXED BIN STATIC,  / *  COND NUMBER * /  
BNC CHAR(2)  STATIC,  / *  COND NUMBER CHARACTER * /  
K FIXED BIN STATIC,  
KC CHAR(2)  STATIC,  
T FIXED BIN STATIC,  TIME FOR ACTION * /  
TC CHAR*5)  STATIC;  / *  TIME FOR ACTION CHARACTERS * /  
IF  - . ID THEN RETURN* FALSE ) ;  
SNAME=STAR; LN=1;  MP=1;  
BN=0;  CALL NL;  F ILE=1;  
a n = i ;  a n c = ' o i ' ;  c n = i ;  c n c = ' o i * ;  p n = i ;  p n c = * o i * ;  t = o ;  t c = « o o o o o  
CALL LAB{•#»I  IPNAMEl ISNAME);  
CALL OUTCCALL INIT_ ' I  |  PNAMEl  
CALL OUT* 'PUT F ILE*SYSPRINT»•) î  
CALL OUT* 'EDIT* ' ' IN STATE • ) ;  
CALL OUT*PNAMEl !*_ ' I ISTAR);  
CALL OUT*"» ) *SKIP,A) ; *  I ;  
CALL OUT* 'CALL $CH* #A_ ' | |PNAME| | '_ ' | |SNAME| | '_01,0) ; ' ) ;  
CALL OUT* 'GO TO #C_' | |PNAMEI I ' I ISNAME| | •_0 l_01î ' ) ;  
IF  -L IT* ' : ' )  THEN CALL ERR* 'MISSING :  IN STATE' ) ;  
IF  - .ACTIONLIST THEN ;  
IF - .L IT* ' .THEN. ' I  THEN CALL ERR* 'MISSING .THEN. ' ) ;  
CALL OUT* 'CALL $CH(#D1' I |PNAMEl I I ISNAMEI | '_ ' | |ANC| | ' , ' | |TC| | ' ) ;  
CALL OUTCGO TO $CONTROL; '» ;  
CALL LAB( '#D1' |  iPNAMEl I  ISNAMEl  | '_ ' | |ANC);  
CALL NL;  / *  DEBUG * /  
CALL OUT( '#S_ '  I  IPNAKEI I  I  I  SNAMEl  | '_ ' | |PNC| |  I ICNCI  |  M = « )  ;  
CALL NL;  FILE=4;  
CALL OUT( '#S_ ' | IPNAMEl I I |SNAMEl l '_ ' l |PNC| | ' ( * | |CNC| | ' )= ' *0 ' 'B ; ' ) ;  
CALL NL;  F ILE=l ;  
CALL OUTt 'GO TO #P_• j IPNAME|I •_« jJSNAME| | •_ '1  I  PNC I I  *  ; • ) ;  
CALL LAB( '#C_' | iPNAKElI I  I SNAMElI I  I  PNC I | I I C N C ) ;  
CALL OUT( 'GO TO $CONTROL;M;  
CALL LAB( '#P_ ' | IPNAMEl I I  ISNAMEl I l lPNC);  
CALL OUTCIF 
DO K-1 TO CN- l ;  PUT STRING(KC)EOIT(K)(P«99») ;  CALL NL;  
CALL OUT( '#S_ ' | IPNAMEl | '_ ' | |SNAMEl l '_ ' l |PNC| | ' ( ' | |KC| | ' )& ' ) ;  
END;  
CALL NL;  
CALL OUT{ '#S_«I IPNAMEl I I ISNAMEII I IPNCI I  M• I ICNCI I • )  ) ' ) ;  
CALL OUT(•  THEN GO TO tCONTROL;*) ;  
CALL NL;  F ILE=5;  
CALL OUTt 'DCL #S_ ' I IPNAMEl | '_ ' I  ISNAMEl l '_ ' l |PNC| l ' ( ' | |CNC| | ' )BIT( l ) ; ' ) ;  
CALL NL;  F ILE=l ;  
IF  CONOLIST THEN RETURN! TRUE ) ;  
IF GOTO THEN RETURN! TRUE ); 
CALL ERR( 'MISSING COND L IST OR GO TO' ) ;  
/ *  ACTIONLIST : :=  ACTION $(  ACTION I  ACTION )  ;  * /  
ACTIONLIST:PROCEDURE RETURNS! B IT( l )  )  RECURSIVE;  
IF -LACTION THEN RETURN! FALSE ); 
LI :  IF  -L IT!» , ' )  THEN GO TO L2;  
CALL OUT! 'CALL $CH(#D2'I IPNAMEl | *_ ' | |SNAMElI ' I  I  ANC I  I ' , ' I  I TCI  I  '  )  ;  '  )  ;  
CALL OUT! 'GO TO $CONTROL; ' ) ;  
CALL LAB! '#D2' I IPNAMEl I '_ ' | ISNAMEl | *_ ' | |ANC);  
CALL NL;  /»  DEBUG * /  
CALL OUT! '#S_ ' | IPNAMEl I I  ISNAMEl | '_ ' | |PNC| | ' ! ' | |CNC| | ' )= ' '1 ' 'B ; ' ) ;  
CALL NL;  F ILE=4;  
CALL OUT! '#S_ '  I  IPNAMEl  I I  |SNAMEl  I  I  I  PNC I  I  '  !  • I  I  CNCI I  '  ) =  "0"  B;  '  » ;  
CALL NL;  F ILE=I ;«  
CALL OUTt 'GO TO #P_ ' | |PNAME| |*_ ' | |SNAME| | '_ ' | |PNC| | * ; ' ) ;  
CALL LAB(•#C_' | iPNAHEl I I ISNAMEII I |PNC| | I |CNC);  
CALL OUT#'CALL $CH(#A_* | |PNAME| |*_ ' | |SNAME| |*_ ' | IANC| | • ,0»; • ) ;  
CN=CN+l ;  PUT STRIN6(CNC)E0ITCCN)(P«99*) ;  
CALL OUT( 'GO TO #C_' | |PNAME| |*_ ' | ISNAMEI | '_* | |PNC| | '_ ' | |CNC| | ' ; * ) ;  
IF  ^ACTION THEN CALL ERR(«MISSING ACTION*M 
GO TO L l ;  
L2:  IF  -L lT t» ;* )  THEN RETURN* TRUE ) ;  
CALL NL;  / •  DEBUG * /  
CALL OUTCCALL $CH(#A_' | |PNAME| I  | |SNAME| |*_ ' |  jANCl  I  * i  * 11 TCI  |  •  » ;  • )  ;  
CALL OUTI 'GO TO $CONTROL;» l ;  
IF  -^ACTION THEN CALL ERR( 'MISSING ACTION • ) ;  
GO TO L l ;  END ACTIONLIST;  
/ *  ACTION 'C*  ACTIONLIST • I •  j  ACT ;  * /  
ACTI0N:PRGCEDURE RETURNS* B ITd l  )  RECURSIVE;  
IF  - .L ITCCI  THEN GO TO L3;  
CALL NL;  / *  DEBUG * /  
CALL LAB(*#A_' | |PNAME| | '_ ' I ISNAMEI |*_ '11 ANC);  
AN=AN+l ;  PUT STRING(ANC)E0IT(AN)(P '99 ' ) ;  
CALL OUT* 'CALL $CH(#A_*I IPNAMEII I ISNAMEII*_* I IANCI I • ,0) ; • ) ;  
CvTK(LN)=CN;  CN=l ;  CNC='Ol ' ;  PSTK(LNI=PN;  PN,MP=MP+1;  LN=LN+1;  
PUT STRING(PNC)E0IT(PN)(P '99 '» ;  
CALL OUTI 'GO TO #C_' | |PNAME| | '_ ' | |SNAME| | '_ ' | |PNC| | '_ ' | |CNC| | ' ; ' ) ;  
IF  - .ACTIONLIST THEN CALL ERR( 'MISSING ACTION L IST '» ;  
IF  - .L ITCI ' )  THEN CALL ERRCMISSING CLOSING PAREN') ;  
CALL OUT* 'CALL $CH(#D3* | |PNAME| | '_ ' I ISNAMEl l *_ ' l |ANC| | ' , ' | |TC| I ' ) ; ' ) ;  
CALL OUT* 'GO TO $CONTROL;«) ;  
CALL LAB( '#D3' | |PNAME| | '_ ' I ISNAMEl I ' . ' I  I  ANC);  
CALL NL;  / *  DEBUG • /  
CALL OUT( '#S_ ' | IPNAMEII I ISNAMEl | '_ ' | |PNC| | ' ( ' | |CNC| | ' I= ' '1 ' 'B ; * ) ;  
CALL NL;  F ILE=4;  
CALL OUT( '#S_ ' |  IPNAMEI I  ISNAMEl  I I  |PNC| | ' ( '  I  |CNC |  |  • )="0"  B;  '  )  ;  
CALL NL;  F ILE=l ;  
CALL OUT* 'GO TO *P_ ' | |PNAME| | '_ ' | |SNAME| | '_ ' | |PNC| | ' ; ' ) ;  
CALL LAB* '#C_' I IPNAMEII '_ ' I ISNAMEl I '_ ' I |PNC| | '_ ' | ICNC);  
CALL OUT* 'GO TO $CONTROL; ' l ;  
CALL LAB( ' *P_ ' | |PNAME| | '_ 'I iSNAMElI I  I  PNC)Î  
CALL OUTCIF 
DO K=1 TO CN- l ;  PUT STRING(KC)EDIT(KMP•99») ;  CALL NL;  
CALL OUT( '#S_ ' I IPNAMEII iSNAMEl l '_ ' l |PNC| | ' ( ' | |KC|( ' )& ' ) ;  
END;  
CALL NL;  TC=»00000* ;  
CALL OUT(««S.»I IPNAMEI1I ISNAMEl I I IPNCI I • { • I ICNCI I • )  ) •» ;  
CALL OUT(*  THEN GO TO $CONTROL; ' ) ;  
CALL NL;  F ILE=5;  
CALL OUTCDCL #S_ ' | |PNAME| | '_ ' | |SNAME| l '_ ' | |PNC| | ' ( ' | |CNC| | ' )BIT( l ) ; ' )  
CALL NL;  F ILE=l ;  
LN=LN- l ;  CN=CSTK(LN) ;  PN=PSTK(LN) ;  
PUT STRING(CNC)EDIT(CNMP«99' ) ;  PUT STRING(PNC)EDIT(PN)(P '99 ' ) ;  
RETURN! TRUE ) ;  
L3:  CALL LAB( '#A_ ' | |PNAME| | '_* | |SNAME| | '_ ' | |ANC);  
IF  - .ACT THEN RETURN! FALSE ) ;  
CALL OUT{ 'SIGNAL CONDITION($TRACE);  M ;  
STMT=STMT+l ;  AN=AN+1;  PUT STRING( ANC) EDIT (  AN)(  P•  99M ;  
RETURN* TRUE ) ;  END ACTION;  
/ *  CONDLIST : :=  COND $(  •>•  COND )  ;  * /  
CONDLISTZPROCEDURE RETURNS* B IT( l )  ) ;  
CALL LABI*#N_' I jPNAME| | '_ ' | |SNAME);  
IF  - .COND THEN RETURN! FALSE ) ;  
L4: IF  - .L IT(*>«)  THEN DO;  CALL OUTCCALL $CH(#N_' | |PNAME| | '_ ' | |SNAME| |  
' , ! ) ; ' ) ;  
CALL OUT! 'GO TO $CONTROL; ' ) ;  RETURN! TRUE ) ;  
END; 
IF  -»COND THEN CALL ERR! 'MISSING CONDITION • ) ;  
GO TO L4;  END CONDLIST;  
/ *  COND : :=  ' ! •  EXPR • ) •  ID ;  * /  
COND:PROCEDURE RETURNS* BIT*1)  ) ;  
IF  - iL ITtM' )  THEN RETURN! FALSE ) ;  
BN=BN + l ;  PUT STRINGIBNOEDITIBN) !P*99 ' )  ;  
CALL NL;  F ILE=5;  
CALL OUT(*OCL #B_ ' | |PNAME| | '_ ' | |SNAME| |*_ ' | |BNC| | '  B IT( l ) ; ' ) ;  
CALL NL; FILE=3; 
CALL OUT(*#B_' |  IPNAMEII*_ ' | |SNAME| I  I  IBNCI1 '  =  * ) ;  
IF  - .EXPR THEN CALL ERR<'MISSING EXPR IN CONDITION') ;  
CALL OUT(* ; * ) ;  CALL NL;  F ILE=1;  
IF  - .L ITCP) THEN CALL ERR( 'MISSING ) ' ) ;  
IF  -»ID THEN CALL ERRC'MISSING NEXT STATE' ) ;  
CALL NL;  CALL OUTC IF  #B_ ' | |PNAME| | '_ ' | |SNAME| | '_ ' | |BNC);  
CALL OUTC THEN GO TO #'I IPNAMEI | '_'| |STAR H •; ' ) ;  
RETURN! TRUE ) i  END COND; 
/ *  GO TO ' .GOTO. '  ID ;  * /  
GOTO:PROCEDURE RETURNS! B IT( I )  ) ;  
IF  - .L IT!  '  .GOTO. ' )  THEN RETURN! FALSE ) ;  
IF IID THEN CALL ERR!'MISSING NEXT STATE'); 
CALL NL;  CALL OUT! 'GO TO # ' | |PNAME| | '_ ' | |STAR| | ' ; ' ) ;  
RETURN! TRUE ) ;  END GOTO; 
/ *  ACT ; :=  MEMORY .OPT!  '$ '  INT )  |  * /  
/ *  ARITH .OPT! '$ '  INT )  |  * /  
/ *  TRANSFER .OPT!  '$ '  INT )  ;  * /  
ACT:PRQCE0URE RETURNS! B IT!1)  )  RECURSIVE;  
TC='00000 ' ;  
IF  -^MEMORY THEN GO TO L5;  
IF  •^LIT! '$ ' )  THEN DO; TO'OOOOl" ;  RETURN! TRUE )  ;  END; 
IF -.INT THEN CALL ERR!'MISSING INTEGER'); 
K=LENGTH(STAR);  SUBSTR(TC,6-K,K)=STAR;  
RETURN! TRUE ); 
L5:  IF  - .ARITH THEN GO TO L8;  
IF-^LITI '$ ' )  THEN DO; TC='00001* ;  RETURN! TRUE ) ;  END; 
IF  - INT THEN CALL ERR! 'MISSING INTEGER') ;  
K=LENGTH(STAR) ;  SUBSTRCTC»6-K,K»=STAR;  
RETURN! TRUE ) ;  
L8:  IF  -TRANSFER THEN RETURN! FALSE » ;  
IF  -L IT! '$ ' )  THEN DO; TC='00001* ;  RETURN! TRUE ) ;  END; 
IF  - INT THEN CALL ERR! 'MISSING INTEGER') ;  
K=LENGTH!STAR); SUBSTR!TC,6-K,K)=STAR; 
RETURN* TRUE ) ;  END ACT;  
/ *  MEMORY : :=  'READ'  • ( '  ID • ) •  |  'WRITE'  ' ( '  ID •» '  |  * /  
/»  'SEARCH'  ' ( •  ID •» '  ;  * /  
MEMORY;PROCEDURE RETURNS! B IT( l )  ) i  
IF  - -L ITCREAD')  THEN GO TO L6;  
IF  -L ITCCJ THEN CALL ERR( 'MISSING C l î  
IF  - . ID THEN CALL ERR( 'MISSING NAME OF MEMORY') ;  
IF  - .L ITC) ' )  THEN CALL ERR( 'MISSING )  '» ;  
CALL NL;  CALL OUTCCALL READ. ' I  I  PNAMEl  I '_ 'U STAR 11 '  ;  '  ) ;  
RETURN* TRUE ) ;  
L6:  IF  - .L ITCWRITEM THEN GO TO L7;  
IF -TLITCCI THEN CALL ERR('MISSING ( '); 
IF  -»ID THEN CALL ERR( 'MISSING MEMORY NAME') ;  
IF  -^LIT( ' ) ' )  THEN CALL ERR( 'MISSING )  ' ) ;  
CALL NL;  CALL OUTCCALL WRITE. ' |  |  PNAMEl  I I  |STAR| !  '  ;  '  ) ;  
RETURN* TRUE ) ;  
L7:  IF  - .L IT( 'SEARCH')  THEN RETURN* FALSE ) ;  
IF  -^LIT* ' *»)  THEN CALL ERR* 'MISSING ( ' ) ;  
IF  - . ID THEN CALL ERR* 'MISSING MEMORY NAME') ;  
IF  -L IT* ' )»)  THEN CALL ERR* 'MISSING ) ' ) ;  
CALL NL;  CALL OUT* 'CALL SEARCH. ' I |PNAME| | '_ ' | |STAR| | ' ; ' ) ;  
RETURN* TRUE ); END MEMORY; 
/ *  ARITH : :=  'ADD'  ' * •  ID ' ) '  ;  * /  
ARITH:PROCEDURE RETURNS* B IT* ! )  ) ;  
IF  - .L IT( 'AOD')  THEN RETURN* FALSE ) ;  
IF  - .L IT* ' * ' )  THEN CALL ERR* 'MISSING * ' ) ;  
IF  - . ID THEN CALL ERR* 'MISSING ID ' ) ;  
CALL OUT* 'CALL ADD_'I  I PNAME| | '_•1 1 STAR I  I ' ; ' ) ;  
IF  - .L IT* ' ) ' )  THEN CALL ERR* 'MISSING ) ' ) ;  
RETURN* TRUE ) ;  END ARITH;  
END STATE;  
(SUBRGTSTRG): 
TRANSFERîPRCCEOURE RETURNS* B ITdJ I ;  
/ •  TRANSFER : :=  REGREF =  EXPR ;  * /  
OCL REGREF ENTRY RETURNS* B IT( l )  ) ,  
TRUE BIT( l )  STATIC INIT( '1*B) ,  
FALSE BIT( l )  STATIC INIT( 'O 'B) ,  
L IT ENTRY* CHAR(*)  )  RETURNS* B IT( l )  ) ,  
ERR ENTRYtCHAR**)  
OUT ENTRY* CHAR**) VARYING ), 
EXPR ENTRY RETURNS* B IT* I )  ) ;  
IF  - .REGREF THEN RETURN* FALSE ) ;  
IF -ILIT(» = M THEN CALL ERR*'MISSING = IN TRANSFER STMT'); 
CALL OUT*•='); 
IF -LEXPR THEN CALL ERR('MISSING EXPR IN TRANSFER'): 
CALL OUT*'; '); 
RETURN* TRUE ); 
END TRANSFER; 
(SUBRGTSTRGL: 
SIMULATE:PROCEDURE RETURNS* BIT(L) ); 
= ' .SIMULATE.•SIMSTMT$(« ; •OPTCSIMSTMT)»• .END.•  / *  SIMULATE 
DCL FALSE BIT( l )  STATIC INIT(*0 'B) ,  
TRUE BIT( l )  STATIC INIT( ' l 'B) ,  
STMT FIXED BIN EXTERNAL,  
F ILE FIXED BIN EXTERNAL,  
TN FIXED BIN STATIC,  
TNC CHAR(2)  STATIC,  
ID l  CHARIB)  VARYING STATIC,  
102 CHAR(8)  VARYING STATIC,  
INT ENTRY RETURNS* B IT( l )  ) ,  
INTl  CHAR*5)  VARYING STATIC,  
INT2 CHAR(5)  VARYING STATIC,  
ID ENTRY RETURNS* BIT*1)  ) ,  
ERR ENTRY* CHAR**)  ) ,  
OUT ENTRY* CHAR**)  VARYING 
VARYING 
* /  
LAB ENTRY* 
NL ENTRY,  




)  RETURNS* 
vo 
CHAR**)  
CONSTANT ENTRY RETURNS* B IT* l )  
SIMSTMT ENTRY RETURNS* BIT*1)  
s e t s t m t  e n t r y  r e t u r n s *  b i t * 1 )  
SETITEM ENTRY RETURNS* BIT*1)  
ACTSTMT ENTRY RETURNS* B IT( l )  
TRACESTMT ENTRY RETURNS* B IT* I  
TITEM ENTRY RETURNS* B IT* I )  
TIMING ENTRY RETURNS* B IT* l )  
STAR CHAR*32)  VARYING EXTERNAL 
BIT*1)  
> ,  
F ILE=6;  
IF  - .L IT**  .SIMULATE.*  )  
TN=l ;  TNC='01 ' ;  
IF  - .SIMSTMT THEN CALL 
STMT=STMT+l ;  
L2 :  IF  - .L IT** ; * )  THEN GO 
THEN RETURN* FALSE ) ;  
ERR**MISSING SIM STMT*) ;  
0  L l ;  
IF  - .SIMSTMT THEN GO TO L I ;  
STMT=STMT+l ;  
GO TO L2;  
L I :  IF  - iL ITC .END. ' )  THEN CALL ERR( «MISSING END') ;  
RETURN* TRUE ) ;  
/ *  SIMSTMT :%= SETSTMT |  ACTSTMT |  TRACESTMT ;  * /  
SIMSTMT:PROCEDURE RETURNS! B IT( l )  ) ;  
IF  SETSTMT THEN RETURN! TRUE ) :  
IF  ACTSTMT THEN RETURN! TRUE » ;  
IF  TRACESTMT THEN RETURN! TRUE ) ;  
RETURN! FALSE ) ;  END SIMSTMT;  
/ *  SETSTMT : :=  'SET'  SETITEM $ !  ' , '  SETITEM )  ;  
SETSTMT:PROCEOURE RETURNS! B IT! I )  ) ;  
IF  - .L IT i 'SET* )  THEN RETURN! FALSE ) ;  
IF  - .SETITEM THEN CALL ERR! 'MISSING SET ITEM') ;  
L3:  IF  - iL IT ! ' , ' )  THEN RETURN! TRUE ) ;  
IF  - .SETITEM THEN CALL ERR! 'MISSING SETITEM') ;  
GO TO L3;  END SETSTMT;  
/ *  SETITEM : :=  ID ' . ' ID.CPT! ' ! ' INT ' ) ' | '< ' INT.OPT! ' ; ' INT) '> ' )  * /  
/ *  •= 'CONSTANT ;  * /  
SETITEMZPROCEDURE RETURNS! B IT( l )  ) ;  
IF  - . ID THEN RETURN! FALSE )  ;  
ID1=STAR; 
IF  - .L IT! ' . ' )  THEN CALL ERR! 'MISSING « ' ) ;  
IF  - i ID THEN CALL ERR! 'MISSING IDEN' I ;  
ID2=STAR;  
IF  - .L IT! ' ! ' )  THEN GO TO L4;  
IF  - . INT THEN CALL ERR! 'MISSING SUBSCRIPT' ) ;  
IF  - .L IT! ' ) ' )  THEN CALL ERR! 'MISSING ) ' ) ;  
CALL OUT! IDl | | '_ ' | | ID2 l l ' ! ' l I  STAR|  |  ' ) •  )  ;  
GO TO L5;  
L4:  IF  •^LIT! '< ' )  THEN 00;  CALL OUT!  1011 | '_ '11 102)  ;  GO TO L5;  END;  
IF  t lNT THEN CALL ERR! 'MISSING SUBSCRIPT' ) ;  
CALL OUT! 'SUBSTR! ' | | ID1| | •_ ' | | ID2| I I |STAR| | ' , ' ) ;  
VO 
i f  ^ l i t ( ' : * )  t h e n  d o ;  c a l l  o u t ( ' ! ) * ) ;  g o  t o  l 6 ;  e n d ;  
c a l l  0 u t ( * 1 - ' i  i  s t a r ) ;  
IF -.INT THEN CALL ERR{ «MISSING UPPER SUBSCRIPT'); 
CALL OUT(*+'||STAR||') '); 
l 6 :  i f  ^ l i t ( * > ' )  t h e n  c a l l  e r r ( ' m i s s i n g  > ' ) ;  
l 5 ;  i f  - . l i t ( »  =  « )  t h e n  c a l l  e r r ( ' m i s s i n g  = ' ) ;  
c a l l  o u t ( » = ' ) ;  
i f  - . c o n s t a n t  t h e n  c a l l  e r r ( ' m i s s i n g  c o n s t a n t ' ) ;  
c a l l  o u t ( ' ; ' ) ;  
r e t u r n !  t r u e  ) ;  e n d  s e t  i t e m ;  
/ *  a c t s t m t  : : =  ' a c t i v a t e '  i d  ' . '  i d  $ (  i d  i d  )  ;  * /  
a c t s t m t : p r o c e d u r e  r e t u r n s !  b i t ( l )  ) ;  
IF -.LIT('ACTIVATE') THEN RETURN! FALSE ); 
c a l l  o u t ! ' c a l l  s t a r t ; ' ) ;  
IF -IIO THEN CALL ERR!'MISSING IDEN'); 
i d i = s t a r ;  
IF -.LIT!'. ') THEN CALL ERR!'MISSING . '); 
IF -.ID THEN CALL ERR!'MISSING IDEN'); 
i d 2 = s t a r ;  
c a l l  o u t ! ' c a l l  $ c h ( # ' | | i d 1 | | ' _ ' | | i d 2 | | ' , 0 ) ; ' ) ;  
l 7 :  i f  - . l i t ! ' , ' )  t h e n  r e t u r n !  t r u e  )  ;  
IF IID THEN CALL ERR!'MISSING IDEN'); 
i d i = s t a r ;  
i f  - . l i t ! ' , ' )  t h e n  c a l l  e r r ! ' m i s s i n g  • ' ) ;  
i f  - . i d  t h e n  c a l l  e r r ! ' m i s s i n g  i d e n ' ) ;  
i d 2 = s t a r ;  
c a l l  o u t ! ' c a l l  $ c h ! # ' | | i d 1 | | ' _ ' | | i d 2 | | ' , 0 ) ; ' ) ;  
GO TO L7; END ACTSTMT; 
/ *  t r a c e s t m t  : : =  ' t r a c e ' t i t e m  $ !  ' , '  t i t e m  )  * /  
/ *  ' . u n t i l . '  ' ( '  t i m i n g  ' ) '  ;  * /  
t r a c e s t m t : p r o c e d u r e  r e t u r n s !  b i t ! 1 )  ) ;  
i f  - . l i t ! ' t r a c e ' )  t h e n  r e t u r n !  f a l s e  ) ;  
c a l l  n l ;  
c a l l  o u t ! ' o n  c o n d i t i o n ! $ t r a c e )  ' ) ;  
c a l l  o u t ! ' p u t  f i l e !  s y s p r i n t  ) e d i t ' ) ;  
CALL OUT(M"-'•) (C0L(13),AI* ); 
IF ^JITEM THEN CALL ERR('MISSING TRACE ITEM'); 
L8: IF -ILITCFM THEN GO TO L9; 
CALL NL;  
IF  - .T ITEM THEN CALL ERR( 'MISSING TRACE ITEM»);  
GO TO L8;  
L9: IF -.LITC.UNTIL.') THEN CALL ERR('MISSING UNTIL*); 
CALL OUT(• ; •  ) ;  CALL NL;  
CALL OUTCPUT F IL  E(  SYSPR INT )  » )  ;  
CALL OUT( 'EDIT!  "  INITIAL 0 - - "  ) (SKIP,A) ;  » ) ;  
CALL OUT( 'SIGNAL CONDITION!STRACE); ' ) ;  
CALL LAB('#T'||TNC); 
CALL OUT( ' IF  «) ;  
IF- .L IT( ' ( ' )  THEN CALL ERR( 'MISSING ( ' ) ;  
IF  - .TIMING THEN CALL ERRCMISSING TIMING INFO') ;  
IF ILIT(') ') THEN CALL ERRCMISSING ) '); 
CALL OUTC THEN DO; $BACK=#T '  |  |  TNC) ;  
CALL OUT(• ;$DONE=#TD' I ITNCI I ' ;G0 TO $ IM;END;«) ;  
CALL LAB('#TD'||TNC); 
TN=TN+l ;  PUT STRING(TNC)EDIT(TN){P '99 '  
RETURN! TRUE ) ;  END TRACESTMT;  
/ *  TITEM ID ' • ' ID.OPT( ' ( ' INT*) ' | '< ' INT.OPT( ' : ' INT) '> ' )  
TITEM:PROCEDURE RETURNS! B IT( I )  ) ;  
IF  - . ID THEN RETURN! FALSE ) ;  
ID1=STAR; 
IF  -»LIT( ' , ' )  THEN CALL ERR! 'MISSING « ' ) ;  
IF  - ID THEN CALL ERR! 'MISSING IDEN') ;  
ID2=STAR;  
IF  -«LIT! ' ! '  )  THEN GO TO LB;  
IF  - . INT THEN CALL ERR! 'MISSING SUBSCRIPT' ) ;  
IF  - .L IT!* ) ' )  THEN CALL ERR! 'MISSING ) ' ) ;  
CALL OUT! ' ( •  "  I  l ID l l I '_ ' I  I ID2I I • ! ' | |STAR| | • )=<•• , • |  |  
ID l l  | ' _ '  I  I ID2 I  I  '  ! •  I  I  STAR I  I  • )» ' •>" )  (A,  B,  A)  ' )  ;  
RETURN! TRUE ); 
LB:  IF  - .L IT( '< ' )  THEN DO; CALL OUT !  '  !  "  '  1 |  IDl  I  I '_ ' I  I  ID2 I  | '  = <"  
IDI I  | '_«  I I  ID2I  ) !A,B,A) ' )  ;  
RETURN! TRUE ) ;  END; 
IF  - . INT THEN CALL ERR( 'MISSING SUBSCRIPT • ) ;  
INT1=STAR; 
IF  -L IT(* :M THEN DO;  CALL OUT(• ( • • • I  1101 I  I ' |  IID2|  I  •<• | I INTl | I  
•>=< 'SSUBSTR{»|  I IDI I  I  | ID2| | * , ' | |  
INTl l l *  ,1) , • •>• • ) {A,B,A)* ) ;  GO TO LC;  END;  
IF  - . INT THEN CALL ERR( 'MISSING UPPER SUBSCRIPT*) ;  
INT2=STAR; 
CALL OUT(M••• I  I IDI I I I1 I02I I •<• I I INTI I1»: • I I INT21I  
SUBSTRt• I  I lO l l I I  I ID2I I  S• I  I INTIH' ,1- ' I  I  
INTl l ! '+• | | INT2| | ' ) , ' '> ' ' ) (A,B,A) ' ) ;  
LC:  IF  - .L ITO»)  THEN CALL ERR( 'MISSING >• ) ;  
RETURNC TRUE ) ;  END TITEM; 
/ *  TIMING : :=  'T IME'  i  '>= '  |  »>•  |  •= '  )  INT ;  * /  
TIMING:PROCEDURE RETURNS! B IT( l )  ) ;  
IF  -^LIT( 'T IME' )  THEN RETURN! FALSE ) ;  
CALL OUT( 'T IME*) ;  
IF  L IT(*>=*)  THEN DO; CALL OUT( '<  ' ) ;  GO TO LD;  END;  
IF  L ITO' )  THEN DO; CALL OUT( *<= ' ) ;  GO TO LD;  END;  
IF  - .L IT( '  =  ' I  THEN CALL ERR( 'MISSING RELATIONAL' ) ;  
CALL OUTI '= ' ) ;  
LD:  IF  -»INT THEN CALL ERR( 'MISSING INTEGER') ;  
CALL OUT!STAR);  
RETURN! TRUE ) ;  END TIMING;  
END SIMULATE;  
(SUBRGFSTRG); 
EXPR:PRGCeDURE RETURNS! B ITd)  ) ;  
/ *  EXPR : :=  TERM OPT( RELOP .TERM )  ;  
DCL ERR ENTRY!  CHAR(»)  ) ,  
TRUE BIT( l )  STATIC INIT( ' l 'B) ,  
FALSE BITd» STATIC INIT( 'O 'B) ,  
L IT ENTRY* CHAR(*)  )  RETURNS! B ITd)  
OUT ENTRY!  CHAR!*)  VARYING ) ,  
EXPR ENTRY RETURNS! BIT!1) 
RELOP ENTRY RETURNS! B IT! l )  
TERM ENTRY RETURNS! B IT!1)  
FACTOR ENTRY RETURNS! B IT( l )  
SEC ENTRY RETURNS! B IT! l )  
GROUP ENTRY RETURNS! B IT! l )  
PRIM ENTRY RETURNS! B IT! I )  
CONSTANT ENTRY RETURNS! B IT!1)  
REGREF ENTRY RETURNS! B IT!1)  
BIT ENTRY RETURNS! B IT!1)  ) ,  
ID ENTRY RETURNS! B IT! ! )  ) ,  
STAR CHARI32)  VARYING EXTERNAL,  
PNAME CHARÏ8)  VARYING EXTERNAL,  
INT ENTRY RETURNS! B IT! l )  ) ;  
IF  - .TERM THEN RETURN!FALSE ) ;  
IF  - .RELOP THEN RETURN! TRUE ) ;  
IF -ITERM THEN CALL ERR!'MISSING SECOND TERM'); 
RETURN! TRUE ) ;  
/ *  RELOP : :=  ' .LT. ' | ' .LE. ' | ' .EQ. ' | ' .NE. ' | ' .GE. ' | ' .GT. '  
RELOP:ENTRY RETURNS! B IT! l )  ) ;  
IF  L IT! ' .LT.* )  THEN DO;  CALL OUT! '< ' ) ;  RETURN! TRUE ) ;  END; 
IF  L IT! ' .LE. ' )  THEN DO;  CALL OUT! '<= ' ) ;  RETURN! TRUE ) ;  END 
IF  L IT! ' .EQ. ' )  THEN DO;  CALL OUT! '= ' ) ;  RETURN! TRUE ) ;  END; 
IF  L IT! ' .NE. ' )  THEN DO;  CALL OUT! ' - .=  ' ) ;  RETURN! TRUE ) ;  END 
IF  L IT!* .GE. ' )  THEN DO;  CALL OUT! '>= ' ) ;  RETURN! TRUE ) ;  END 
IF  L ITÏ ' .GT. ' )  THEN DO;  CALL OUTi '> ' ) ;  RETURN! TRUE ) ;  END; 
RETURN! FALSE ); 
/ *  t e r m  : : =  f a c t o r  $ (  • + •  f a c t o r  »  î  
t e r m : e n t r y  r e t u r n s !  b i t ( l )  )  r e c u r s i v e ;  
c a l l  o u t c c ) ;  
i f  n f a c t o r  t h e n  r e t u r n !  f a l s e  i  ;  
l i  :  i f  - . l i t ( * + « )  t h e n  d o ;  c a l l  o u t ! ' ) ' ) ;  r e t u r n !  
c a l l  o u t ! • i ' ) ;  
i f  n f a c t o r  t h e n  c a l l  e r r ! ' m i s s i n g  f a c t o r ' ) ;  
g o  t o  l l ;  
/ *  f a c t o r  : : =  s e c  $ (  s e c  )  ;  
f a c t o r z e n t r y  r e t u r n s !  b i t ( l )  )  r e c u r s i v e ;  
c a l l  o u t ! ' ! ' ) ;  
IF -ISEC THEN RETURN! FALSE ) ;  
L2: IF -.LIT!'*') THEN DO; CALL OUT!') '); RETURN! 
CALL OUT!'&'); 
IF -ISEC THEN CALL ERR!'MISSING SECONDARY'); 
GO TO L2; 
/* SEC ::= '.NOT.' ' I '  GROUP ') '  | GROUP ;  
SEC:ENTRY RETURNS! BIT!1) ) RECURSIVE; 
IF -.LIT!'.NOT.') THEN GO TO L3; 
IF -.LIT!'! ') THEN CALL ERR!'MISSING ! '); 
c a l l  o u t ! ' - » ! ' ) ;  
IF -.GROUP THEN CALL ERR!'MISSING GROUP'); 
IF -.LIT!') ') THEN CALL ERR!'MISSING)'); 
c a l l  o u t ! ' ) ' ) ;  
r e t u r n !  t r u e  ) ;  
L3: IF -1 GROUP THEN RETURN! FALSE ) ;  
r e t u r n !  t r u e  ) ;  
/ *  g r o u p  ; : =  p r i m  $ !  ' i *  p r i m  )  ;  
g r o u p : e n t r y  r e t u r n s !  b i t ( l )  )  r e c u r s i v e ;  
c a l l  o u t ! ' ! ' ) ;  
IF -IPRIM THEN RETURN! FALSE ) ;  
L 6 :  I F  - .LITI'I ') THEN DO; CALL OUT!') '); RETURN! 
TRUE ); END; 
*/  
TRUE ); END; 
M O to 
* /  
*/ 
t r u e  )  ;  e n d ;  
CALL OUTCI  I  •  ) ;  
IF  nPRIM THEN CALL ERR( 'MISSING PRIMARY') ;  
GO TO L6;  
/ *  PRIM CONSTANT I  REGREF |  ' ( •  TERM • ) •  ;  * /  
PRIM:  ENTRY RETURNS* B ITd l  )  RECURSIVE;  
IF  CONSTANT THEN RETURN! TRUE ) ;  
IF  REGREF THEN RETURNS TRUE » ;  
IF  - .L ITCC) THEN RETURN( FALSE ) ;  
CALL GUTCC);  
IF  -^TERM THEN CALL ERR( 'MISSING TERM WITHIN PARENS') ;  
IF  - iL ITC) ' )  THEN CALL ERR{ 'MISSING RIGHT PAREN FOLLOWING TERM') ;  
CALL OUTO* ) ;  
RETURN* TRUE ) ;  
/ *  CONSTANT : :=  'B*  BIT ' "  ;  
CONSTANT:ENTRY RETURNS* B IT( l )  ) ;  
IF  -»LIT( 'B"  •  )  THEN RETURN* FALSE ) ;  
IF  - iBIT THEN CALL ERR* 'MISSING BIT STRING') ;  
IF  - iL IT*" " )  THEN CALL ERR* 'MISSING "  ' ) ;  
CALL OUT*"  " I  I  STAR I  I  " ' B ' ) ;  
RETURN* TRUE ) ;  
/ *  REGREF : :=  ID .OPT* '< '  INT .OPT* ' : '  INT )  '> '  )  ;  * /  
REGREF:ENTRY RETURNS* B IT* ! )  ) ;  
IF  - i IO THEN RETURN* FALSE ) ;  
IF  - iL IT*»<M THEN DO; CALL OUT *  PNAMEl  1 11 STAR )  ;  
RETURN* TRUE ) ;  END; 
CALL GUT* 'SUBSTR* ' |  IPNAMEII I  I  STAR| | ' , ' ) ;  
IF  - . INT THEN CALL ERR* 'MISSING LOWER SUBSCRIPT' ) ;  
CALL OUT*STAR| I ' , ' ) ;  
IF  ^L IT* ' : ' )  THEN DO; CALL OUT* ' l ' ) ;  GO TO L7;  END;  
CALL OUT*• ! - ' I  I  STAR 11*  +  ' ) ;  
IF  - . INT THEN CALL ERR* '  MISSING UPPER SUBSCRIPT' ) ;  
CALL OUT* STAR);  
L7:  IF  - .L IT* '> ' )  THEN CALL ERR* 'MISSING RIGHT BRACKET > ' ) ;  
CALL OUT* ' ) ' ) ;  




END EXPR;  
(SUBRGFSTRG): 
L IT :  PROCEDURE! STR )  RETURNS! B IT( l )  ) ;  
DCL CARD CHAR180)  EXTERNAL,  
c ! 8 0 )  c h a r ( l )  d e f  c a r d »  
I  FIXED BIN EXTERNAL,  
STR CHAR!*) ,  
STAR CHAR!32)  VARYING EXTERNAL,  
L IT ENTRY!  CHAR!*)  )  RETURNS! B IT!1)  ) ,  
ID ENTRY RETURNS! B IT!1)  ) ,  
INT ENTRY RETURNS! B IT! I )  ) ,  
BIT ENTRY RETURNS! B IT!1)  ) ,  
TRUE BIT( l )  STATIC INIT! '1*B) ,  
FALSE BIT!1)  STATIC INIT( 'O 'B) ,  
J  FIXED BIN STATIC;  
J=LENGTH! STR )  ;  
IF I>80 THEN SIGNAL CONDITION!EOC);  
DO WHILE!  C! I )= '  '  ) ;  1=1+1;  
IF  I>80 THEN SIGNAL CONDITION!EOC);  END;  
IF  I+J>81 THEN RETURN! FALSE ) ;  
IF  SUBSTR!CARD,I ,J )=STR THEN DO;  I= I+J;  RETURN! TRUE ) ;  END; 
RETURN! FALSE ) ;  
ID:  ENTRY RETURNS! B IT i l )  ) ;  
IF  I>80 THEN SIGNAL CONOITION!EOC);  
DO WHILE!  C!1)= '  •  ) ;  1=1+1;  
IF  I>80 THEN SIGNAL CONDITION!EOC);  END;  
IF !  C( I )>= 'A '  )£(  C! I )<= 'Z '  )  THEN J=I ;  
ELSE RETURN! FALSE ) ;  
DO WHILE!  C! I )>= 'A '  ) ;  1=1+1;  END;  
STAR= SUBSTR!  CARD, J , I -J ) ;  RETURN! TRUE ) ;  
INT:ENTRY RETURNS !BIT !  1) ) ;  
IF  I>80 THEN SIGNAL CONDITION !EOC);  
DO WHILE!  C! I )= '  '  ) ;  1=1+1;  
IF  I>80 THEN SIGNAL CONDITION!EOC);  END;  
IF  C( I )>= '0 '  THEN J= l ;  
ELSE RETURN* FALSE ) i  
DO WHILE< C( I )>= '0*  ) ;  1=1+1;  END;  
STAR=SUBSTR(CARD,Jf I -J ) ;  RETURN! TRUE ) ;  
BIT:ENTRY RETURNS! B IT! ! )  ) ;  
IF  I>80 THEN SIGNAL CONDITION!EOC);  
DO WHILE!  C! I )= '  •  ) ;  1=1+1;  
i f  i > 6 0  t h e n  s i g n a l  c o n d i t i o n ! e o c ) ;  e n d ;  
i f !  c ( i )  =  ' 0 '  ) | ! c ( i )  =  ' l '  )  t h e n  j = i  ;  
ELSE RETURN! FALSE )  
DO WHILE!  (C! I )= '0 ' ) | (C! I )= ' l ' )  » ;  1=1+1;  END;  
STAR=SUBSTR!CARDfJ i l -J ) ;  RETURN! TRUE ) ;  END L IT 
(SUBRG,STRG) :  
OUT;PROCEDURE( STR ) ;  / *  OUTPUT TO BUFFER * /  
/ *  FILE NUMBERS 1  STATES 
/ *  2 TERMINALS 
/ *  3 CONDITIONS 
/ *  4 CONTROL 
/ *  5 DECLARES 
/ *  6  SIMULATE 
DCL STR CHAR(*)  VARYING, 
LA(6)  LABEL,  LB(6» LABEL,  
L INE CHAR(80)  EXTERNAL,  
L  FIXED BIN EXTERNAL,  
F ILE FIXED BIN EXTERNAL,  
CHAR(*)  VARYING 
CHAR!*)  VARYING 
LC(6)  LABEL,  
OUT ENTRY( 
LAB ENTRY( 
NL ENTRY,  
PRINT FILE 




IF  L+J>72 
LOUT:  









PUT FILE(  PRINT)EDIT(LINE)(SKIP,C0L(40)  
GO TO LA(FILE) ;  
FROM(LINE) ;  GO TO 
FROM(LINE) ;  GO TO 
FROM(LINE) ;  GO TO 
FROMILINE) ;  GO TO 
FROM(LINE) ;  GO TO 





F ILE( INITS)  
FILE<DECLS) 
FILE(SIMUL)  






SUBSTR(LINE,L,J)=STR;  L=L+J;  RETURN; 
LAB:ENTRY{ STR ) ;  / •  OUTPUT LABEL * /  
J=LENGTH( STR ) ;  
PUT FILE(  PRINT)EDIT(LINE)(SKIP,COL(40) ,A) ;  
GO TO LB(FILE) ;  
LB(1)  :  WRITE FILE!STATS) FROM(LINE)  ;  GO TO LLAB 
LB(2)  • .WRITE FILE(TERMS) FROM(LINE)  ;  GO TO LLAB 
LB(3I  ;WRITE FILE(CONDS) FROM(LINE) ;  GO TO LLAB 
LB(4)  :  WRITE FILEI INITS)  FROM(LINE) ;  GO TO LLAB 
LB(5)  :WRITE FILE(DECLS) FROM(LINE) ;  GO TO LLAB 
LB(6)  :  WRITE FILE(SIMUL)  FROM(LINE)  ;  
LLAB:  L=2 ;  LINE=(80)« • ; 
SUBSTRiLINEtLf  J )=STR;  L=L+J+1;  SUBSTRd INE,L- l t  1  )  =  •  :  •  ;  RETURN; 
NL:ENTRY;  / *  OUTPUT NEW L INE * /  
PUT F ILE!  PRINT)EDIT(LINE)(SKIP,C0L(40) ,A) ;  
GO TO LC(FILE) ;  
o 
LNLi  L=8;  L INE=(80) '  • ;  END OUT;  *  
LC(1) tWRITE 





FILE!  STATS) 
FILE(TERMS) 
FILE(CONDS) 









GO TO LNL 
GO TO LNL 
GO TO LNL 
GO TO LNL 





$CH:PROCEOURE<LIT) ;  
DCL L LABEL, T FIXED BIN; 
DCL $L0T(0:$MS) FIXED BIN EXTERNAL CONTROLLED, 
$A($MA) LABEL EXTERNAL CONTROLLED, 
$NA($MA) FIXED BIN EXTERNAL CONTROLLED, 
$MS FIXED BIN EXTERNAL, 
$FA FIXED BIN EXTERNAL, 
TIME FIXED BIN EXTERNAL, 
$RT FIXED BIN EXTERNAL, 
$NS FIXED BIN EXTERNAL, 
$MA FIXED BIN EXTERNAL, 
$E FIXED BIN EXTERNAL, 
$FE FIXED BIN EXTERNAL, 
$ME FIXED BIN EXTERNAL, 
$LAT($ME) LABEL EXTERNAL CONTROLLED, 
$AT($ME) FIXED BIN EXTERNAL CONTROLLED, 
$C FIXED BIN EXTERNAL, 
$NAT($ME) FIXED BIN EXTERNAL CONTROLLED; 
DCL (  I ,J,K,M ) FIXED BIN STATIC; 
IF T>=$NS THEN DO; / *  ADD TO EXTRA LIST * /  
IF $FE=0 THEN DO; PUT F ILE(SYSPRI NT) 
EDIT* 'EXTRA LIST FULL')(SKIP,A);  
STOP; END; 
I=$FE; $FE=$NATII) ;  / *  REMOVE FROM FREE LIST 
$NAT(I)=$E; $E=I;  / *  ADD TO EXTRA LIST * /  
$LAT($E)=L; $AT($E)=TIME+T; / *  PUT IN DATA * /  
RETURN; end ;  
/ *  ADD TO TIME SLOT * /  
I=MOD(TIME+T,$NS);  / *  FIND WHICH SLOT * /  
IF $FA=0 THEN DO; PUT FILE(SYSPRINT)EDIT( 'TIME LIST FULL')  
(SKIP,A);  s t o p ;  e n d ;  
J=$FA; $FA=$NA($FA);  / *  UPDATE FREE LIST * /  
$ a ( j ) = l ;  $ n a ( j ) = $ l o t (  1 1  ;  $ l o t( n = j ;  / *  p u t  i  * /  
$ c = $ c + l ;  
r e t u r n ;  
$ i n c r : e n t r y ;  
TIME=TIME+l ;  $RT=$RT+l ;  / *  INCREMENT TIME * /  
i f  $ r t > $ m s  t h e n  d o ;  / *  l o o k  i n  e x t r a  l i s t  f o r  i t e m s  t o  b e  a d d e d  * /  
i = $ e ;  $ e = 0 ;  / *  i  n o w  p o i n t s  t o  e x t r a  l i s t  * /  
n e x t ;  i f  i > 0  t h e n  d o ;  j = i ;  i = $ n a t ( j ) ;  $ a t ( j ) = $ a t ( j ) - $ n s ;  
/ *  j  p o i n t s  t o  i t e m  b e i n g  r e m o v e d  f r o m  l i s t  * /  
/ *  i  p o i n t s  t o  r e m a i n d e r  o f  l i s t  * /  
/ *  i t e m  v a l u e  i s  l e s s  t i m e  t o  g o  t h r o u g h  s l o t s  * /  
i f  $ a t ( j ) < = $ m s  t h e n  d o ;  / *  p u t  i n  t i m e  s l o t  * /  
i f  $ f a = 0  t h e n  d o ;  p u t  f i l e ( s y s p r i n t )  
e d i t * ' n o  t i m e  s l o t s  a v a i l ' )  
( s k i p , a ) ;  s t o p ;  e n d ;  
k = $ f a ;  $ f a = $ n a < k ) ;  / *  f r e e  i t e m  f o r  t i m e  * /  
$ a ( k ) = $ l a t ( j ) ;  / *  p u t  l a b e l  i n  i t  * /  
m = $ a t ( j ) ;  $ n a ( k ) = $ l o t ( m ) ;  $ l o t ( m ) = k ;  
/ *  f r e e  i t e m  t h a t  w a s  i n  e x t r a  l i s t  * /  
$ n a t ( j ) = $ f e ;  $ f e = j ;  e n d ;  
e l s e  d o ;  / *  p u t  b a c k  i n t o  a c t i v e  * /  
$ n a t ( j ) = $ e ;  $ e = j ;  e n d ;  
g o  t o  n e x t ;  / *  g o  b a c k  a n d  s e e  i f  m o r e  i n  l i s t  
e n d ;  
$RT=o;  e n d ;  
p u t  f i l e ( s y s p r i n t ) e 0 i t ( t i m e , * - - ' ) ( s k i p , f ( 1 0 ) , a ) ;  
r e t u r n ;  
e n d  $ c h ;  
(SUBRGFSTRG): 
$ e t u p : p r o c e o u r e ;  
d c l  $ l 0 t ( 0 : $ m s »  f i x e d  b i n  e x t e r n a l  c o n t r o l l e d ,  
$ a ( $ m a )  l a b e l  e x t e r n a l  c o n t r o l l e d ,  
$ n a ( $ m a )  f i x e d  b i n  e x t e r n a l  c o n t r o l l e d ,  
$ m s  f i x e d  b i n  e x t e r n a l ,  
$ f a  f i x e d  b i n  e x t e r n a l ,  
t i m e  f i x e d  b i n  e x t e r n a l ,  $RT FIXED BIN EXTERNAL, 
$ n s  f i x e d  b i n  e x t e r n a l ,  
$ m a  f i x e d  b i n  e x t e r n a l ,  
$ e  f i x e d  b i n  e x t e r n a l ,  
$ f e  f i x e d  b i n  e x t e r n a l ,  
$ m e  f i x e d  b i n  e x t e r n a l ,  
$ l a t ( $ m e )  l a b e l  e x t e r n a l  c o n t r o l l e d ,  
$ a t t $ m e )  f i x e d  b i n  e x t e r n a l  c o n t r o l l e d ,  
$ c  f i x e d  b i n  e x t e r n a l ,  
$ n a t ( $ m e )  f i x e d  b i n  e x t e r n a l  c o n t r o l l e d ;  
/ *  s e t  u p  v a l u e s  o f  a r r a y s  * /  
$ m s = 9 9 ;  $ n s = $ m s + l ;  $ m a = 2 5  ;  $ m e =  2 0 ;  
a l l o c a t e  s l o t , $ a , $ n a , $ l a t , $ a t , $ n a t ;  
r e t u r n ;  
$ t a r t : e n t r y ;  
/ *  i n i t i a l i z e  t h e s e  a r r a y s  * /  
$ l 0 t = 0 ;  $ e , t i m e , $ r t = 0  ;  $ f a , $ f e = i ;  $ c = 0 ;  
d o  1 = 1  t o  $ m a - l ;  $ n a ( i ) = i + l ;  e n d ;  $ n a { $ m a ) = 0 ;  
d o  1 = 1  t o  $ m e - l ;  $ n a t ( i ) = i + l ;  e n d ;  $ n a t ( $ m e ) = 0  
r e t u r n ;  





$RUN:PROCEDURE OPT IONS(MAINI ; 
DCL $L0T10:$MS) FIXED BIN EXTERNAL CONTROLLED, 
$A($MA) LABEL EXTERNAL CONTROLLED, 
$NA($MA) FIXED BIN EXTERNAL CONTROLLED, 
$MS FIXED BIN EXTERNAL, 
$FA FIXED BIN EXTERNAL, 
TIME FIXED BIN EXTERNAL, 
$RT FIXED BIN EXTERNAL, 
$NS FIXED BIN EXTERNAL, 
$MA FIXED BIN EXTERNAL, 
$E FIXED BIN EXTERNAL, 
$F€ FIXED BIN EXTERNAL, 
$ME FIXED BIN EXTERNAL, 
$LAT($ME) LABEL EXTERNAL CONTROLLED, $AT($ME) FIXED BIN EXTERNAL CONTROLLED, $NAT($ME» FIXED BIN EXTERNAL CONTROLLED, 





$CH ENTRY* LABEL, FIXED BIN ), 
$INCR ENTRY, 
$T FIXED BIN STATIC, $N FIXED BIN STATIC, 
$L LABEL; 
CALL $ETUP; 
«INCLUDE MPSLIB(INITS) ; 
«INCLUDE MPSLIB(DECLS); 
GO TO $BEGIN; 
$ i m :  
$ c o n t r o l :  $ n = $ l c t ( $ r t )  ;  
i f  $ n > 0  t h e n  0 0 ;  $ l = $ a ( $ n ) ;  $ l o t { $ r t )  =  $ n a ( $ n )  ;  
$c=$c-i; 
$ n a ( $ n ) = $ f a ;  $ f a = $ n ;  g o  t o  $ l  
« i n c l u d e  m p s l i b ( t e r m s ) ;  
« i n c l u d e  m p s l i b ( c o n d s ) ;  
c a l l  $ i n c r î  
i f  $ 0 0  t h e n  g o  t o  $ b a c k ;  e l s e  g o  t o  $ o o n e ;  
« i n c l u d e  m p s l i b ( s t a t s ) î  
$ b e g i n :  
« i n c l u d e  m p s l i b ( s i m u l ) ;  




//E205ELL JOB •14600,TIME=9,SIZE=160K,CARDS=2000*,ELLIOTT 
//STEPl EXEC PLIF,TIME.PL1L=1,REGION.PL1L=128K, 
// PARM.LKED='LIST,LET,OVLY', 
/ / TIME.G0=1,REGION.G0=160K,LINES=9, 
// C0ND.G0=((7,LT,LKED),(9,LT,PL1L)) 




//LKED.SYSLMOD DO DSN=£GOSET(GO),UNIT=SPOOL,01SP=(MOO,PASS), 
/ / SPACE=(TRK,(25,5,1)) 
//LKED.SYSIN DO * 
* 

















//GO.PRINT DO SYSOUT=A,SPACE=(CYL,(4)), 
/ / 0CB=(RECFM=VBA,LRECL=137,BLKSIZE=3292) 
//GO.INITS DO DCB=(LRECL=80,RECFM=FB,BLKSIZE=400),01SP=(NEW,PASS) 
// UNIT=SPOOL,SPACE=(TRK,(2,1)),DSNAME=&£INITS 
//GO.DECLS DO DCB=(LRECL=80,RECFM=FB,BLKSIZE=400),DISP=(NEW,PASS) 
// UNIT=SPOOL,SPACE=(TRK,(2,1>),DSNAME=&CDECLS 





























































































//LKED.SYSLMOD DD DSN=£GOSET(TS),UNIT=SPOOL,DISP=(MOD,PASS), 
/ / SPACE=(TRK,(99,9,1)) 
//LKED.SYSIN DD * 
* 


















REG LCR<7>, ACR<10>, AC1<9>, IR<3> ;  
OEF 0P<3>:=XR<1:3>, ADDR<6>:=XR<4;9>, 
LC0V:=LCR<1>, LC<6>î=LCR<2:7>, 
0V:=ACR<1>,AC2<9>:=ACR<2:10> ;  
ADDER ADDIT( ACR=XR.ADD.AGI I , INCR( LCR=LC.ADD.8•000001• ) ;  
RAM XR<9>=M( MAR<6> ); 
* 
FETCH: MAR=LC$l; READ(M)$50 ;( IR=0P$1,MAR=A0DR$liADD( INCR ) $10 ) .THEN. 
(IR.EQ.B'OOO')ADD > (IR.EQ.B'001•)SUB > (IR.EQ.B'010»)SRO > 
(IR.EQ.B'Oll ')TRU > (IR.EQ.B'100')TRN > (IR.EQ.B'101•)STA > 
(IR.EQ.B'llO')CLA > (IR.EQ.B'111') STP ;  
* 
ADD:READ(M)$50 ;  ADD( ADDIT l$10 ;  AC1=AC2$1.THEN..GOTO.FETCH ;  
* 
SUB:READ(M)$50 ;  XR=.NOT.(XR)$1; ADD( ADDIT )$10; 
< XR=B'000000001'$1,AC1=AC2$1 ); ADD( ADDIT )$10; AC1=AC2$1 
.THEN..GOTO.FETCH; 
* 
SRO: XR=B'000000000'$l; ADD( ADDIT )$10; AC1=B'0'IAC2<1:8>$2 
.THEN. .GOTO. FETCH ;  
* 
TRU: LC=MAR$1 .THEN. .GOTO. FETCH ;  
* 
TRN: .THEN. (AC1<1>)TRN1 > (.N0T.(AC1<1>))FETCH ; 
TRNl: LC=MAR$l .THEN. .GOTO. FETCH; 
* 
STA:XR=ACl$l; WRITE(M)$50 .THEN. .GOTO. FETCH; 
CLA: AC1=B*000000000' $1 .THEN. .GOTO. ADD ;  
* 








•ADDR OP ADDR CODE 
* 0 CLA 8 110 001000 
* 1 SRO 0 010 000000 
* 2 ADD 9 000 001001 
* 3 SUB 10 001 001010 
* 4 TRN 7 100 000111 
* 5 STA 11 101 001011 
* 6 STP 0 111 000000 
* 7 TRU 5 Oil 000101 
* 8 DC 8 000 001000 
* 9 DC 4 000 000100 
* 10 DC 9 000 001001 
* 11 OS 0 *** ****** 
* 
* 
s e t  t e l . s r = b ' l ' , t e l . l c = b ' 0 0 0 0 0 0 * ,  
TEL.ACl=B»lll l l l l l l», TEL.AC2=B*lll l l l l l lTEL.MAR=B'll l l l l ' , 
TEL.XR=B'111111111', TEL.IR=8'111*, 
TEL.M(0) = B'110001000',TEL.M(1)=B'010000000' ,TEL.M(2) = B'000001001', 
TEL.M(3»=B'001001010'tTEL.M(4»=B'100000111',TEL.M(5)=B'101001011', 
TEL.M(6)=B'111000000*,TEL.M(7)=B'011000101*,TEL.M{8)=B'000001000'i 









TEL.ACl=B'll l l l l l l l ' , TEL.AC2=B'111111111', TEL.MAR=B'111111•, 
TEL.XR=B'll l l l l l l l ' , TEL.IR=B'll l ' , 
TEL.M(0)=B'110001000',TEL.M(1)=B' 010000000' ,TEL.M(2) = B'000001001', 
TEL.M(3)=B'001001010',TEL.M(4)=B'100000111',TEL.M(5)=B'101001011', 
TEL.M(6)=B'111000000',TEL.M(7»=B'011000101',TEL.M(8)=B'000001000', 




TRACE TEL.XR,TEL.IR, TEL.MAR 
.UNTIL.( TIME > 800 )î 
* 
.END. 
M NJ W 
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APPENDIX G: 
SINGLE TEL COMP SIMULATION 
INITIAL 0 TEL_LC=<000000>»TEL_ACl=<lll l l l II l>,TEL_AC2=<lll l l l l l l>, 
IN STATE TEL_FETCH 
-TEL_LC=<000000>,TEL_ACl=<lll l l l l l l>,TEL_AC2=<lll l l l l l l>, 
















































51 TEL_LC = <000001>f TEL_AC1=<11111 111 1>,TEL_AC2=<11111 111 1>, 
-TEL_LC = <000001>,TEL_AC1=<11111 111 1>,TEL_AC2=<11 111 111 1>, 











IN STATE TEL_CLA 
-TEL_LC=<000001>,TEL_AC1=<000000000>,TEL_AC2=<111111111>, 
62— 
IN STATE TEL_AOD 
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-TEL_LC=<000100>,TEL_ACl=<lll l l l l l l>,TEL_AC2=<lll l l l l l l> 


















































504 TEL_LC = <000101>,TEL_AC1 = <111111111>,TEL_AC2=<111111111>, 












IN STATE TEL.TRN 
IN STATE TEL.TRNl 
-TEL_LC=<000111>,TEL_AC1=<111111111>,TEL_AC2=<111111111>, 
515— 
IN STATE TEL.FETCH 
































































IN STATE TEL.TRU 
-TEL_LC=<000101>,TEL_AC1=<111111111>,TEL_AC2=<111111111>, 
577— 
IN STATE TEL_FETCH 











































































































































































































































INITIAL 0 TEL_XR=<111111111>,TEL_IR=<111>,TEL_MAR=<111111> 

































































IN STATE TEL_CLA 
-TEL_XR=<110001000>,TEL_IR=<110>,TEL_MAR=<001000>, 
62— 
IN STATE TEL_ADD 
-TEL_XR=<00000l000>,TEL_IR=<110>fTEL_MAR=<001000>t 
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43 0 TEL_XR=<111110110>,TEL_IR=<001>,TEL_MAR=<001010>, 



























































































IN STATE TEL.TRM 
IN STATE TEL_TRN1 
-TEL_XR=<100000111>,TEL_IR=<100>,TEL_MAR=<000111>, 
515— 































































IN STATE TEL.TRU 
-TEL_XR=<011000101>,TEL_IR=<011>,TEL_MAR=<000101>, 
577— 
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APPENDIX H : 
MULTIPLE TEL_COMP DESCRIPTION 
•SYSTEM. 
* 




MEMORY:PROCESSOR(  ASR,ARW,AREQ,AACK,AW0RD<1:9> ,AADDR<I :6> ,  
BSR,BRW, BREQ,BACK,BW0RD<1:9>,8AD0R<1:6> ); 
RAM MWR<9> = M( MAR<6> ) î 
* 
WAIT: .THEN. ( AREQ*ARW ) WRITEA > ( AREQ*.NOT.(ARW) ) REAOA ( BREQ*BRW ) WRITEB > C BREQ*.NOT.(BRW) ) READB 
WRITEA: ( MAR=AADDR$1 , MWR=AW0RD$1 ) ; WRITE( M 
.THEN. ( AREQ.EQ.B'C ) AOONE; 
READA: MAR=AA0DR$1 ;  REAO( M )$50 ;  AW0RD=MWR$1; 
.THEN. ( AREQ.EQ.B'C' ) ADONE ;  
ADONE: AACK=B'0'*1 .THEN. .GOTO. WAIT ;  
* 
WRITEB: ( MAR=BAD0R$1 ,  MWR=BW0RD$1 ) ;  WRITE( M 
.THEN. ( BREQ.EQ.B'O' ) BOONE; 
READB: MAR=BA0DR$1 ;  READ( M )$50 ;  BWORD=MWR$l; 
.THEN. { BREQ.EQ.B'O' ) BDONE ; 
BACK=B'0'$l .THEN. .GOTO. WAIT ;  
)$50 ;  AACK=B«1'$1 
AACK=B'1'$1 














ADDER ADDITt ACR=XR.ADD.ACl ) ,  INCR( LCR=LC.ADD.B'000001' ) :  
* 
FETCH: ( AADDR=LC$1 ,  ARW=B'0'$1 ) :  AREQ=B'l '$l .THEN. ( AACK ) FETCHl ;  
FETCHl: ( IR=AW0R0<1:3>$1 ,  MAR=AW0RD<4:9>$1 ) ;  AREQ=B'0'$1 ,  ADD( INCR )$10 
.THEN.(IR.EQ.B'OOO»)ADO > (IR.EQ.B'OOl'ISUB > (IR.EQ.B'OIO')SRO > 
( IR.EQ.B'Oll ')TRU > (IR.EQ.B'IOO')TRN > ( Ï R .  EQ. B • 10 1 • ) STA > 
( IR.EQ.B* l lOMCLA > ( IR.EQ.B'll l ')STP ; 
ADD; ( AADDR=MAR$lf ARW=B*0'$1 ) :  AREQ=B'1'$1 .THEN. ( AACK ) ADDl; 
AODl: XR=AWORD$l ;  ( AREQ=B'0'$1, A0D( ADDIT )$10 ); AC1=AC2$1.THEN..GOTO.FETCH; 
SUB: ( AADDR=MAR$1 ,  ARW=B*0'$1 ) ;  AREQ=B'1'$1 .THEN. ( AACK ) SUBI ;  
SUBI; XR=AW0RD$1 ;  I AREQ=B'0'$1 ,  XR=.NOT.(XR)$l ) ;  ADD( ADDIT I$10 ;  
AC1=AC2$1 .THEN. .GOTO. FETCH ;  
SRO: XR=B«000000001»$1 ;  ADDl ADDIT )$10 ; AC1=B'0'|AC2<1:8>$2 
.THEN. .GOTO. FETCH ;  
TRU: LC=MAR$1 .THEN. .GOTO. FETCH î 
TRN: .THEN.I AC1<1> )TRN1 > ( .N0T.(AC1<1>I IFETCH ;  
TRNl; LC=MAR$1 .THEN. .GOTO. FETCH ;  
STA; ( AA0DR=ADDR$1 ,  AW0R0=AC1$1 ,  ARW=B'1'$1 ) ;  AREQ=B•1•$1.THEN.(AACK)STA1; 
STAl: AREQ=B'0'$1 .THEN. .GOTO. FETCH ;  
CLA: AC1=B'000000000'$1 .THEN. .GOTO. ADD î 











ADDER AD0IT( ACR=XR.ADD.ACl » ,  INCR( LCR=LC.ADD.B•000001• ) ;  
* 
FETCH: ( BADDR=LC$1 ,  BRW=B'0'$1 ) ;  BREQ=B'1'$1 .THEN. ( BACK ) FETCHl ;  
FETCHl: ( IR=BW0RD<1;3>$1 ,  MAR=BW0RD<4:9>$1 ) î BREQ=B'0'$1 ,  ADDl INCR »$10 
.THEN.(IR.EQ.B'OOO')ADD > (IR.EQ.B'OOl'ISUB > (IR.EQ.B'010')SRO > 
(IR.EQ.B'Oll ')TRU > IIR.EQ.B'100»)TRN > (IR.EQ.B'101')STA > 
(IR.EQ.B'110')CLA > (IR.EQ.B'111')STP ;  
ADD: ( BA0DR=MAR$1, BRW=B«0'$1 ) ;  BREQ=B'1«$1 .THEN. ( BACK ) ADDl; 
ADDl; XR=BW0RD$1 ;  ( BREQ-B'0'$1, ADD( ADDIT »$10 »; AC1 = AC2$1.THEN. .GOTO.FETCH 
SUB: ( BADDR=MAR$1 ,  BRW=B'0'$1 ) ;  BREQ=B'1'$1 .THEN. ( BACK ) SUBI ;  
SUBI: XR=BW0RD$1 ;  ( BREQ=B'0'$1 ,  XR=.NOT,(XR)$1 ) ;  4D0( ADDIT )$10 ;  
AC1=AC2$1 .THEN. .GOTO. FETCH ; 
SRO: XR=B'000000001"$1 ; AOD( ADDIT )$10 ; AC1=B«0'|AC2<1:8>$2 
.THEN. .GOTO. FETCH ;  
TRU: LC=MARS1 .THEN. .GOTO. FETCH ;  
TRN: .THEN.( AC1<1> )TRN1 > ( .N0T.(AC1<I>» IFETCH ; 
TRNl: LC=MAR$1 .THEN. .GOTO. FETCH ; 
STA: ( BA00R=AD0R$1 ,  BW0RD=AC1$1 ,  BRW=B'1'$1 ) ;  BREQ=B•1•$1.THEN.(BACK)STAl; 
STAl; BREQ=B*0*$1 .THEN. .GOTO. FETCH ;  
CLA: AC1=B'000000000*$1 .THEN. .GOTO. ADD ;  









* TELA TELB 
*LOC OP ADDR CODE LOC OP ADDR CODE 
* 0 CLA 8 110 001000 12 CLA 20 110 010100 
* 1 SRO 0 010 000000 13 SRO 0 010 000000 
* 2 ADD 9 000 001001 14 ADD 21 000 010101 
* 3 SUB 10 001 001010 15 SUB 22 001 010110 
* 4 TRN 7 100 OOOlll 16 TRN 19 100 010011 
* 5 STA 11 101 001011 17 STA 23 101 010111 
* 6 STP 0 111 000000 18 STP 12 111 001100 
* 7 TRU 5 oil OOOIOI 19 TRU 17 011 010001 
* 8 DC 8 000 001000 20 DC 8 000 001000 
* 9 DC 4 000 000100 21 DC 4 000 000100 
* 10 DC 9 000 001001 22 DC 9 000 001001 






MEMORY.AACK= B'O',MEMORY.BACK= B» 0', 
TELA.LC=B'00000 0»,TELB.LC=B*001100•» 
TELA.AC1=B'111111111',TELB.AC1=B'111111111', 
TELA. AC2 = B'l l nil 111' f TELS. AC2=B'l 11111111», 
TELA.MAR=B»111111»,TELB.MAR=B»111111», 
TELA.XR=B'111111111»,TELB.XR=B'll l111111', 




MEMORY.M(9) = B'000000100',MEMORY.M(10)=B'000001001»,MEMORY. M(11)=B» 010101010', 
MEMORY.M(12)=B»llOOlOlOO',MEMORY.M(13)=B»010000000',MEMORY.M{14»=B'000010101', 
MEMORY.M(15)=B»OOlOlOllOMEMORY.M(16)=B»100010011»,MEMORY.M(17)=B»101010111», 
MEMORY.M(18)=B»111001100 »,MEMORY.M(19)=B* 011010001 »,MEMORY.M(20) = B» 000001000», 
MEMORY.M(21)=B'000000100',MEMORY.M(22)=B»000001001 », MEMORY.M(23) = B» 111111111 » ;  
* 
ACTIVATE MEMORY.WAIT, TELA.FETCH, TELB.FETCH ;  



























































































IN STATE MEMORY.WAIT 









IN STATE TELA.CLA 
-TELA_AREQ=<0>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0>, 
66— 
IN STATE TELA_ADD 
-TELA_AREQ=<0>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0>, 
-TELA_AREQ=<0>»TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0>, ^ 
67 TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0>, § 









































10 9 TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0>, 
11 0 TELA_AREQ=<1>,TELA_AACK=<0>,TEL8_BREQ=<1>,TELB_BACK=<1>, 
111— 






IN STATE MEMORY.BOONE 
-TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<0>,TELB_BACK=<0>, 
114— 
IN STATE MEMORY_WAIT 









IN STATE TELB_CLA 
-TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<0>,TELB_BACK=<0>, 
122— 













































16 5 TELA_AREQ=<l>,TELA_AACK=<0>tTELB_BREQ=<l>,TELB_BACK=<0> 
16 6 TELA_AREQ=<1>,TELA_AACK=<1>,TELB_BREQ=<1>,TELB_BACK=<0>, 
167— 





IN STATE MEMORY_ADONE 
-TELA_AREQ=<0>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0> 
170— 
IN STATE MEMORY_WAIT 























































22 1 TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0>, 
22 2 TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<1>, 
223— 





IN STATE MEMORY_BDONE 
-TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<0>,TELB_BACK=<0> 
226— 
IN STATE MEMORY.HAIT 











IN STATE TELB„FETCH 
-TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<0>,TELB_BACK=<0> 
-TELA_AREQ=<1>,TELA_AACK=<0>,TEL8_BREQ=<0>,TELB_BACK=<0> 









































27 7 TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0>, 
27 8 TELA_AREQ=<1>,TELA_AACK=<1>,TELB_BREQ=<1>,TELB_BACK=<0>, 
279— 






IN STATE MEMORY_ADONE 
-TELA_AREO=<0>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0>, 
282— 
IN STATE MEMORY.WAIT 

























































33 3 TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0>, 
33 4 TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<1>,TEL8_BACK=<1>, 
335— 






IN STATE MEMORY.BDONE 
-TELA_AREQ=<l>,TELA_AACK=<0>fTELB_BREQ=<0>,TELD_BACK=<0> 
338— 
IN STATE MEMORY_WAIT 

























































38 9 TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0> 








IN STATE MEMORY.ADONE 
-TELA_AREQ=<0>,TELA_AACK=<0>,TELB_BREQ=<1>,TEL8_BACK=<0>, 
394— 
IN STATE MEMORY_WAIT 









IN STATE TELA.ADD 
-TELA_AREQ=<0>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0>, 
-TELA_AREQ=<0>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0>, 











































44 5 TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0> 
44 6 TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<1> 
447— 



































































50 1 TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0>, 
50 2 TELA_AREQ=<1>,TELA_AACK=<1>,TELB_BREQ=<1>,TELB_BACK=<0>, 
503— 





IN STATE MEMORY_ADONE 
-TELA_AREQ=<0>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0> 
506— 
IN STATE MEMORY_WAIT 























































55 7 TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0>, 
55 8 TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<1>, 
559— 











IN STATE MEMORY_WAIT 
IN STATE MEMORY_READA 
-TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<0>,TELB_BACK=<0>, 
563 TELA_AREQ=<l>,TELA_AACK=<0>tTELB_BREQ=<0>,TELB_BACK=<0>, 
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66 9 TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0>, 
67 0 TELA_AREQ=<l>,TELA_AACK=<0>,TELB_BREQ=<l>tTELB_BACK=<l>, 
671— 








IN STATE MEMORY.BDONE 
-TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<0>,TELB_BACK=<0>, 
674-
IN STATE MEMORY.WAIT 

























































72 5 TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0>, 
72 6 TELA_AREQ=<1>,TELA_AACK=<1>,TELB_BREQ=<1>,TELB_BACK=<0>, 
727— 





IN STATE MEMORY.ADONE 
-TELA_AREQ=<0>,TELA_AACK=<0>,TELB_BREQ=<l>,TEL8_BACK=<0>, 
730— 
IN STATE MEMORY_WAIT 

























































< 1 > ,  
780— 
78 1 TELA_AREQ=<l>,TELA_AACK=<0>fTELB_BREQ=<l>,TELB_  




78 4 TELA_AREQ=<l>,TELA_AACK=<0>,TELB_BREQ=<l>,TELB_BACK=<l>t 
-TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<0>,TELB_BACK=<1>, 































































83 7 TELA_AREQ=<l>,TELA_AACK=<0>fTELB_BREQ=<l>,TELB_BACK=<0>, 
83 8 TELA_AREQ=<l>tTELA_AACK=<l>»TELB_ÔREQ=<l>,TELB_BACK=<0>, 
839— 
IN STATE TELA_FETCH1 
TELA_AREQ=<1>,TELA_AACK=<1>»TEL 




IN STATE MEMORY_ADONE 
-TELA_AREQ=<0>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0>, 
042— 
IN STATE MEMORY_WAIT 
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IN STATE MEMORY_BDONE 
-TELA_AREQ=<l>,TELA_AACK=<0>,TELB_BREQ=<0>fTELB_BACK=<0>, 
898-
IN STATE MEMORY_WAIT 













IN STATE TELB.TRN 
IN STATE TELB_TRN1 
-TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BRE0=<0>,TELB_BACK=<0>, 
906— 













































94 9 TELA_AREQ=<1>»TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0>, 
95 0 TELA_AREQ=<1>,TELA_AACK=<1>,TELB_BREQ=<1>,TELB_BACK=<0>, 
951— 






IN STATE MEMORY_ADONE 
-TELA_AREQ=<0>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0> 
9 54— 
IN STATE MEMORY.WAIT 

























































100 5 TELA_AREQ=<1>,TELA_AACK=<0>»TELB_BREQ=<1>,TELB_BACK=<0>, 
100 6 TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<1>, 
1007— 






IN STATE MEMORY_BDONE 
-TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<0>,TELB_BACK=<0>, 
1010— 
IN STATE MEMORY_WAIT 









IN STATE TELB_TRU 
-TELA_AREQ=<l>fTELA_AACK=<0>,TELB_BREQ=<0>,TELB_BACK=<0>, 
1018 — 
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IN STATE MEMORY_BDONE 
-TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<0>,TELB_BACK=<0>, 
1122— 
IN STATE MEMORY.WAIT 

























































1173 TELA_AREQ=<1>,TELA_AACK=<1>,TELB_BREQ=<1>,TELB BACK=<0>, 
1174— 
IN STATE TELA_STA1 
-TELA_AREQ=<0>,TELA_AACK=<1>,TELB_BREQ=<1>,TELB BACK=<0>, 
1175— 

































































IN STATE TELB_STA1 
-TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<0>,TELB_BACK=<1> 
1229— 
IN STATE TELB_FETCH 
-TELA_AREQ=<l>,TELA_AACK=<0>»TELB_BREQ=<0>fTELB_BACK=<l> 
-TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<0>,TELB_BACK=<1> 
IN STATE MEMORY_BDGNE 
-TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<0>,TELB_BACK=<0> 
1230— 
IN STATE MEMORY.WAIT 



























































128 1 TELA_AREQ=<1>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0>, 
128 2 TELA_AREQ=<l>fTELA_AACK=<l>,TELB_BREQ=<l>,TELB_BACK=<0>, ^ 
1283— g 






IN STATE MEMORY_ADONE 
-TELA_AREQ=<0>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0>, 
1286— 
IN STATE MEMORY.WAIT 






















































133 7  TELA_AREQ=<0>»TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<0> 
133 8  TELA_AREQ=<0>,TELA_AACK=<0>,TELB_BREQ=<1>,TELB_BACK=<1> 
1339— 




1340  TELA_AREQ=<0>,TELA_AACK=<0>,TELB_BREQ=<0>,TELB_BACK=<1> 
1341— 
IN STATE MEMORY.BOONE 
-TELA_AREQ=<0>tTELA_AACK=<0>,TELB_BREQ=<0>tTELB_BACK=<0> 
1342— 








IN STATE TELB_STP 
-TELA_AREQ=<0>,TELA_AACK=<0>,TELB_BREQ=<0>,TELB_BACK=<0> 
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